A 0.55 mW SAW-Less Receiver Front-End for Bluetooth Low Energy Applications

This paper presents an ultra-low power direct conversion receiver front-end operating at 2.6 GHz with high out-of-band linearity and low quadrature error. This is achieved through the use of efficient mixers with improved out-of-band suppression, including rejection of the second harmonic, and an local-oscillator generator achieving current reuse and rejection of voltage-controlled oscillator signal imbalance through the use of complementary devices. Manufactured in 65 nm complementary metal-oxide-semiconductor and with a power consumption below 550 μW from a 0.85 V supply, the front-end achieves a conversion gain of 41 dB and a noise figure of 9.6 dB. It has an out-of-band IIP3 and IIP2 of -3 dBm and 29.5 dBm, respectively. The quadrature phase error is below 0.6°. Requiring only two inductors it occupies an area of just 0.15 mm2 excluding pads.

[1]  Bram Nauta,et al.  A differential 4-path highly linear widely tunable on-chip band-pass filter , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[2]  Ran-Hong Yan,et al.  A 13.4-GHz CMOS frequency divider , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[3]  H. Sjoland,et al.  A 2.45GHz ultra-low power quadrature front-end in 65nm CMOS , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[4]  Michael Green,et al.  Dynamics of high-frequency CMOS dividers , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[5]  Fan Zhang,et al.  A 1.6mW 300mV-supply 2.4GHz receiver with −94dBm sensitivity for energy-harvesting applications , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[6]  Morten Damgaard,et al.  IP2 and IP3 Nonlinearity Specifications for 3G/WCDMA Receivers , 2009 .

[7]  A.A. Abidi,et al.  CMOS 10 MHz-IF downconverter with on-chip broadband circuit for large image-suppression , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).

[8]  Kartikeya Mayaram,et al.  A 250 mV, 352 $\mu$W GPS Receiver RF Front-End in 130 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[9]  Ye Zhang,et al.  System Design of a Quadrature Low-IF Receiver for Bluetooth Low Energy Applications , 2012 .

[10]  Pui-In Mak,et al.  A 1.7mW 0.22mm2 2.4GHz ZigBee RX exploiting a current-reuse blixer + hybrid filter topology in 65nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[11]  W. De Raedt,et al.  Experimental analysis of above-IC inductor performance with different patterned ground shield configurations and dummy metals , 2006, 2006 European Microwave Conference.

[12]  Pietro Andreani,et al.  More on the Phase Noise Performance of CMOS , 2006 .

[13]  Jean-Baptiste Begueret,et al.  System design of bandpass sampling RF receivers , 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009).

[14]  Diego Vázquez,et al.  2.4-GHz single-ended input low-power low-voltage active front-end for ZigBee applications in 90 nm CMOS , 2011, 2011 20th European Conference on Circuit Theory and Design (ECCTD).

[15]  K.S.J. Pister,et al.  Low-Power 2.4-GHz Transceiver With Passive RX Front-End and 400-mV Supply , 2006, IEEE Journal of Solid-State Circuits.

[16]  Sanjay Raman,et al.  Large-signal analysis of MOS varactors in CMOS -G/sub m/ LC VCOs , 2003 .

[17]  F. Tillman,et al.  A 1.2 volt 1.8GHz CMOS quadrature front-end , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[18]  Sanjay Raman,et al.  Large-signal analysis of MOS varactors in CMOS -Gm LC VCOs , 2003, IEEE J. Solid State Circuits.

[19]  Nam-Jin Oh,et al.  A 2.2-mW Backgate Coupled $LC$ Quadrature VCO With Current Reused Structure , 2007, IEEE Microwave and Wireless Components Letters.

[20]  T. Lee,et al.  A 5 GHz, 1 mW CMOS voltage controlled differential injection locked frequency divider , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[21]  Kiat Seng Yeo,et al.  A 1-V CMOS Ultralow-Power Receiver Front End for the IEEE 802.15.4 Standard Using Tuned Passive Mixer Output Pole , 2010, VLSI-SoC.

[22]  Eric A. M. Klumperink,et al.  A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving ≫11dBm IIP3 and ≪6.5 dB NF , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.