论文信息 - The 8-bit Parallel CRC-32 Research and Implementation in USB 3.0

The 8-bit Parallel CRC-32 Research and Implementation in USB 3.0

This thesis proposed 8-bit parallel CRC-32 in order to meet the high throughput of USB3.0. The highest speed of USB3.0 reaches 5G bps. Firstly, we researched the Data Packet structure and the principles of the CRC-32 in the USB3.0 Specification. Secondly, deduced the equation of the 8-bit input data and the CRC-32. Finally, implemented the CRC-32 coding and decoding by the verilog HDL, verified the correctness of the design. The 8-bit parallel CRC-32 can process 8 bits every clock cycle.

Ying Wu | Yuehong Qiu

[1] Yu Xun. The 32-bit cyclic redundancy check parallel algorithm and hardware implementation , 2007 .

[2] Quan Ding,et al. Design and Implementation of CRC Based on FPGA , 2011, 2011 Second International Conference on Innovations in Bio-inspired Computing and Applications.

[3] Li You-mou. The design of the 8bits parallel CRC-32 soft-core in ethernet , 2006 .

[4] Ren Guanghui. Research on Parallel CRC32 Algorithm Based on SATA Interface , 2010 .