Limited switch dynamic logic circuits for high-speed low-power circuit design

This paper describes a new circuit family--limited switch dynamic logic (LSDL). LSDL is a hybrid between a dynamic circuit and a static latch that combines the desirable properties of both circuit families. The paper also describes many enhancements and extensions to LSDL that increase its logical capability. Finally, it presents the results of two multiplier designs, one fabricated in 130- nm technology and one in 90-nm technology. The 130- and 90-nm designs respectively reach speeds up to 2.2 GHz and 8 GHz.

[1]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  Kevin J. Nowka,et al.  Circuit design techniques for a gigahertz integer microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[3]  T. Yamauchi,et al.  2.5V Novel CMOS Circuit Techniques for a 150MHz Superscalar RISC Processor , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[4]  S. Wijeratne,et al.  Low-voltage-swing logic circuits for a 7GHz x86 integer core , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[5]  C. M. Lee,et al.  High-speed compact circuits with CMOS , 1982 .

[6]  W. Belluomini,et al.  A double precision floating point multiply , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[7]  Carl Sechen,et al.  Dynamic logic synthesis , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[8]  C. M. Lee,et al.  Zipper CMOS , 1986, IEEE Circuits and Devices Magazine.

[9]  B. Bloechel,et al.  A 4-GHz 300-mW 64-bit integer execution ALU with dual supply voltages in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[10]  C. Sechen,et al.  Domino logic synthesis using complex static gates , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[11]  C.A.T. Salama,et al.  Latched domino CMOS logic , 1986 .

[12]  V. Friedman,et al.  Dynamic logic CMOS circuits , 1984, IEEE Journal of Solid-State Circuits.

[13]  D. Jamsek,et al.  An 8GHz floating-point multiply , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..