Efficient FIR Filter Design using Booth Multiplier for VLSI Applications

The most important criteria for the design and implementation of DSP processor is area optimization and reduction in power consumption. The fundamental block for the design and implementation of the DSP processor is the Finite Impulse Response Filter. The Finite Impulse Response (FIR) Filter consists of three basic modules which are adder blocks, flip flops and multiplier blocks .The performance of the FIR Filter is largely influenced by the multiplier, which is the slowest block out of all. In this paper, the Finite Impulse Response Filter has been proposed using two different multipliers namely Array multiplier and Booth Multiplier and both the proposed FIR filters have been compared for various parameters. The proposed filters are designed using Verilog HDL and is implemented using Xilinx 14.7 ISE tools. An improvement has been obtained both in terms of area and delay. Also low power consumption and reduction in terms of delay and operational frequency of the booth multiplier makes it highly suitable for the designing of the FIR Filter for low voltage and low power VLSI applications.

[1]  W. K. Jenkins,et al.  Fault tolerant architectures for efficient realization of common DSP kernels , 1992, [1992] Proceedings of the 35th Midwest Symposium on Circuits and Systems.

[2]  In-Cheol Park,et al.  FIR Filter Synthesis Considering Multiple Adder Graphs for a Coefficient , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Ryan Kastner,et al.  FPGA Implementation of High Speed FIR Filters Using Add and Shift Method , 2006, 2006 International Conference on Computer Design.

[4]  Chein-Wei Jen,et al.  High-Speed Booth Encoded Parallel Multiplier Design , 2000, IEEE Trans. Computers.

[5]  Haridimos T. Vergos,et al.  Area-Efficient Multi-moduli Squarers for RNS , 2010, 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools.

[6]  Hsin-Lei Lin,et al.  Design of a novel radix-4 booth multiplier , 2004, The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings..

[7]  Haridimos T. Vergos,et al.  Area-time efficient multi-modulus adders and their applications , 2012, Microprocess. Microsystems.

[8]  Chip-Hong Chang,et al.  A Reconfigurable Multi-Modulus Modulo Multiplier , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.

[9]  Anurag Aggarwal,et al.  FIR Filter Designing using Xilinx System Generator , 2013 .

[10]  Chip-Hong Chang,et al.  A configurable dual moduli multi-operand modulo adder , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[11]  Sreehari Veeramachaneni,et al.  A novel, low-power array multiplier architecture , 2009, 2009 9th International Symposium on Communications and Information Technology.