Wafer-level characterization of EEPROM tunnel oxide using a fast floating-gate technique and a realistic memory cell-based test structure
暂无分享,去创建一个
[1] B. Doyle,et al. Measurement of very low tunneling current density in SiO/sub 2/ using the floating-gate technique , 1991, IEEE Electron Device Letters.
[2] S. E. Leang. A new gate current measurement technique for the characterization of hot-carrier-induced degradation in MOSFETs , 1995, 1995 IEEE TENCON. IEEE Region 10 International Conference on Microelectronics and VLSI. 'Asia-Pacific Microelectronics 2000'. Proceedings.
[3] Gerard Ghibaudo,et al. Investigation of low field and high temperature SiO2 and ONO leakage currents using the floating gate technique , 1999 .
[4] H. P. Tuinhout,et al. Accurate capacitor matching measurements using floating gate test structures , 1995, Proceedings International Conference on Microelectronic Test Structures.
[5] P. Boivin,et al. Extraction and evolution of Fowler-Nordheim tunneling parameters of thin gate oxides under EEPROM-like dynamic degradation , 1999 .
[6] M. Bourcerie,et al. Application of the floating-gate technique to the study of the n-MOSFET gate current evolution due to hot-carrier aging , 1990, IEEE Electron Device Letters.
[7] D.S.H. Chan,et al. A new gate current measurement technique for the characterization of hot-carrier induced degradation in MOSFETs , 1995 .
[8] S. Winters,et al. A differential floating gate capacitance mismatch measurement technique , 2000, ICMTS 2000. Proceedings of the 2000 International Conference on Microelectronic Test Structures (Cat. No.00CH37095).
[9] Dominique Vuillaume,et al. Properties of hot carrier induced traps in MOSFETs characterized by the floating-gate technique , 1992 .