Synthesis on switching lattices of Dimension-reducible Boolean functions

In this paper we study the switching lattice synthesis of a special class of regular Boolean functions called D-reducible functions. D-reducible functions are functions whose points are completely contained in an affine space A strictly smaller than the whole Boolean cube {0, 1}n. The D-reducibility of a function f can be exploited in the lattice synthesis process: the idea is to independently find lattice implementations for the characteristic function of the subspace A and for the projection of f onto A, and to compose them in order to construct the lattice for f. The overall lattice area can be further reduced exploiting the peculiar structure of the affine subspaces of {0, 1}n. To this aim, we propose a method for implementing compact lattice representations of affine subspaces whose characteristic function is represented by the product of single literals and EXOR factors of two literals. The experimental results validate the proposed approach.

[1]  Valentina Ciriani,et al.  Dimension-reducible Boolean functions based on affine spaces , 2011, TODE.

[2]  Marc D. Riedel,et al.  Logic Synthesis for Switching Lattices , 2012, IEEE Transactions on Computers.

[3]  Valentina Ciriani,et al.  Autosymmetric and Dimension Reducible Multiple-Valued Functions , 2014, J. Multiple Valued Log. Soft Comput..

[4]  Peter J. Stuckey,et al.  Synthesizing Optimal Switching Lattices , 2014, TODE.

[5]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[6]  Valentina Ciriani Synthesis of SPP three-level logic networks using affine spaces , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Valentina Ciriani,et al.  Logic synthesis and testability of D-reducible functions , 2010, 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip.

[8]  Valentina Ciriani,et al.  DRedSOP: Synthesis of a New Class of Regular Functions , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).

[9]  Sheldon B. Akers A Rectangular Logic Array , 1972, IEEE Trans. Computers.