0.7 V supply self-biased nanoWatt MOS-only threshold voltage monitor

This work presents a self-biased MOSFET threshold voltage VT0 monitor. The threshold condition is defined based on a current-voltage relationship derived from a continuous physical model. The model is valid for any operating condition, from weak to strong inversion, and under triode or saturation regimes. The circuit consists in balancing two self-cascode cells operating at different inversion levels, where one of the transistors that compose these cells is biased at the threshold condition. The circuit is MOSFET-only (can be implemented in any standard digital process), and it operates with a power supply of less than 1 V, consuming tenths of nW. We propose a process independent design methodology, evaluating different trade-offs of accuracy, area and power consumption. Schematic simulation results, including Monte Carlo variability analysis, support the VT0 monitoring behavior of the circuit with good accuracy on a 180 nm process.

[1]  Sergio Bampi,et al.  0.9 V, 5 nW, 9 ppm/oC resistorless sub-bandgap voltage reference in 0.18μm CMOS , 2014, 2014 IEEE 5th Latin American Symposium on Circuits and Systems.

[2]  Costas Psychalinos,et al.  Low-voltage CMOS VT extractor , 2007 .

[3]  Mark G. Johnson,et al.  An input-free V/sub T/ extractor circuit using a two-transistor differential amplifier , 1993 .

[4]  Z. Wang,et al.  Automatic V/sub T/ extractors based on an n*n/sup 2/ MOS transistor array and their application , 1992 .

[5]  Barrie Gilbert.  Current Mode, Voltage Mode, or Free Mode? A Few Sage Suggestions , 2004 .

[6]  M. C. Schneider,et al.  PTAT voltage generator based on an MOS voltage divider , 2007 .

[7]  Siew Kuok Hoon,et al.  An optimally self-biased threshold-voltage extractor [MOSFET circuit parametric testing] , 2003, IEEE Trans. Instrum. Meas..

[8]  Sergio Bampi,et al.  Sub-1 V supply nano-watt MOSFET-only threshold voltage extractor circuit , 2014, 2014 27th Symposium on Integrated Circuits and Systems Design (SBCCI).

[9]  Carlos Galup-Montoro,et al.  An MOS transistor model for analog circuit design , 1998, IEEE J. Solid State Circuits.

[10]  S. Siskos,et al.  Low-voltage low-power accurate CMOS V/sub T/ extractor , 2001 .

[11]  Sergio Bampi,et al.  2.3 ppm/°C 40 nW MOSFET-only voltage reference , 2014, 2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED).

[12]  Juin J. Liou,et al.  A review of recent MOSFET threshold voltage extraction methods , 2002, Microelectron. Reliab..

[13]  Carlos Galup-Montoro,et al.  MOSFET threshold voltage: Definition, extraction, and some applications , 2012, Microelectron. J..

[14]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[15]  Carlos Galup-Montoro,et al.  A 2-nW 1.1-V self-biased current reference in CMOS technology , 2005, IEEE Transactions on Circuits and Systems II: Express Briefs.