Circuit partitioning for efficient logic BIST synthesis
暂无分享,去创建一个
[1] Gundolf Kiefer,et al. Application of Deterministic Logic BIST on Industrial Circuits , 2001, J. Electron. Test..
[2] Srinivas Patil,et al. Fault partitioning issues in an integrated parallel test generation/fault simulation environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[3] Peter S. Bottorff,et al. Test generation for large logic networks , 1977, DAC '77.
[4] James H. Aylor,et al. Parallelization methods for circuit partitioning based parallel automatic test pattern generation , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[5] Hideo Fujiwara,et al. The Complexity of Fault Detection Problems for Combinational Logic Circuits , 1982, IEEE Transactions on Computers.
[6] Nur A. Touba,et al. Altering a pseudo-random bit sequence for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[7] Sudhakar M. Reddy,et al. Improved algorithms for constructive multi-phase test point insertion for scan based BIST , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.
[8] B. Koenemann. LFSR-coded test patterns for scan designs , 1991 .
[9] Gundolf Kiefer,et al. Using BIST control for pattern generation , 1997, Proceedings International Test Conference 1997.
[10] Akihiko Yamada,et al. AUTOMATIC SYSTEM LEVEL TEST GENERATION AND FAULT LOCATION FOR LARGE DIGITAL SYSTEMS , 1978, DAC '78.
[11] Janusz Rajski,et al. Logic BIST for large industrial designs: real issues and case studies , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[12] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[13] Hans-Joachim Wunderlich,et al. Pattern generation for a deterministic BIST scheme , 1995, ICCAD.
[14] Arthur D. Friedman,et al. Test Point Placement to Simplify Fault Detection , 1974, IEEE Transactions on Computers.
[15] P. Goel. Test Generation Costs Analysis and Projections , 1980, 17th Design Automation Conference.
[16] Paul H. Bardell,et al. Parallel Pseudorandom Sequences for Built-In Test , 1984, ITC.
[17] T. Fukui,et al. Automatic System Level Test a Fault Location for Large Digital Systems , 1978, 15th Design Automation Conference.
[18] H. Wunderlich,et al. Bit-flipping BIST , 1996, ICCAD 1996.
[19] Yervant Zorian,et al. Testing embedded-core based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[20] B. Koneman,et al. LFSR-Coded Test Patterns for Scan Designs , 1993 .
[21] Janusz Rajski,et al. Constructive multi-phase test point insertion for scan-based BIST , 1996, Proceedings International Test Conference 1996. Test and Design Validity.
[22] Gundolf Kiefer,et al. Deterministic BIST with multiple scan chains , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[23] Gundolf Kiefer,et al. Deterministic BIST with Partial Scan , 1999, European Test Workshop 1999 (Cat. No.PR00390).