Mpeg2 Video Encoding in Consumer Electronics

Only very recently, single-chip MPEG2 video encoders are being reported. They are a result of additional interest in encoding in consumer products, apart from broadcast encoding, where a video encoder contains several expensive chips. Only single-chip solutions are cost-effective enough to enable digital recording for the consumer. The professional broadcast encoders are expensive because they use the full MPEG toolkit to guarantee good image quality, at the lowest possible bit-rate. Some MPEG tools are costly in hardware and these are therefore not feasible in single-chip solutions. This results in higher bit-rates, that can be accepted because of the available channel and storage capacity of the latest consumer storage media, harddisk, digital tape (D-VHS) and Digital Versatile Disk (DVD). A consumer product is I.McIC, a single-chip MPEG2 video encoder. It operates in ML@SP mode which can be decoded by all MPEG2 decoders. The IC is highly-integrated, as it contains motion-estimation and compensation, adaptive temporal noise filtering and buffer/bit-rate control. The high-throughput functions of the MPEG algorithm are mapped onto pipelined dedicated hardware, whereas the remaining functions are processed by an application-specific instruction-set processor. Software for this processor can be downloaded, in order to suit the IC for different applications and operating conditions. The IC consists of several communicating processors which were designed using high-level synthesis tools, PHIDEO and DSP Station™.

[1]  K. J. Ray Liu,et al.  VLSI design of high-speed time-recursive 2-D DCT/IDCT processor for video applications , 1996, IEEE Trans. Circuits Syst. Video Technol..

[2]  Wfj Wim Verhaegh,et al.  Multidimensional periodic scheduling , 1995 .

[3]  Arun N. Netravali,et al.  Digital Video: An introduction to MPEG-2 , 1996 .

[4]  J.L. van Meerbergen,et al.  Constraint analysis for DSP code generation , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[5]  John P. Rossi,et al.  A Digital Noise Reducer for Encoded NTSC Signals , 1978 .

[6]  Weiping Li,et al.  DCT/IDCT processor design for high data rate image coding , 1992, IEEE Trans. Circuits Syst. Video Technol..

[7]  Jos Huisken,et al.  PHIDEO: a silicon compiler for high speed algorithms , 1991, Proceedings of the European Conference on Design Automation..

[8]  Gerard de Haan,et al.  True-motion estimation with 3-D recursive search block matching , 1993, IEEE Trans. Circuits Syst. Video Technol..

[9]  Konstantinos Konstantinides,et al.  Image and Video Compression Standards: Algorithms and Architectures , 1997 .

[10]  G. de Haan,et al.  IC for motion-compensated 100 Hz TV with natural-motion movie-mode , 1996 .

[11]  I. Tamitani,et al.  A 1.5 W single-chip MPEG2 MP@ML encoder with low power motion estimation and clocking , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[12]  Wim F. J. Verhaegh,et al.  PHIDEO: High-level synthesis for high throughput applications , 1995, J. VLSI Signal Process..

[13]  Aggelos K. Katsaggelos,et al.  Noise reduction filters for dynamic image sequences: a review , 1995, Proc. IEEE.

[14]  Richard J. Kozick,et al.  Computation of discrete cosine transform using Clenshaw's recurrence formula , 1995, IEEE Signal Processing Letters.

[15]  A. Lafage,et al.  A real time MPEG2 main profile, main level motion-estimator chipset , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[16]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[17]  J. Kettenis,et al.  A video signal processor for motion-compensated field-rate upconversion in consumer television , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[18]  Friedrich,et al.  A Single-chip MPEG2 Encoder For Consumer Video Storage Applications. , 1997, 1997 International Conference on Consumer Electronics.

[19]  Eric Dubois,et al.  Noise Reduction in Image Sequences Using Motion-Compensated Temporal Filtering , 1984, IEEE Trans. Commun..

[20]  Emile H. L. Aarts,et al.  Efficient timing constraint derivation for optimally retiming high speed processing units , 1994, Proceedings of 7th International Symposium on High-Level Synthesis.

[21]  Graham A. Jullien,et al.  Recursive algorithms for the forward and inverse discrete cosine transform with arbitrary length , 1994, IEEE Signal Processing Letters.

[22]  I. Tamitani,et al.  A 1.5-W single-chip MPEG-2 MP@ML video encoder with low power motion estimation and clocking , 1997, IEEE J. Solid State Circuits.