A 12-ns 8-Mbyte DRAM secondary cache for a 64-bit microprocessor

This paper describes three circuit technologies that have been developed for high-speed large-bandwidth on-chip DRAM secondary caches. They include a redundancy-array advanced activation scheme, a bus-assignment-exchangeable selector scheme and an address-zero access refresh scheme. By using these circuit technologies and new small subarray structures, a row-address access time of 12 ns and a row-address cycle time of 16 ns were obtained. An experimental chip made up of an 8-Mbyte DRAM and a 64-bit microprocessor was developed using 0.25-/spl mu/m merged logic and DRAM process technology.

[1]  Goro Kitsukawa,et al.  A 23-ns 1-Mb BiCMOS DRAM , 1990 .

[2]  Seung-Moon Yoo,et al.  A 256m Dram With Simplified Register Control For Low Power Self Refresh And Rapid Burn-in , 1994, Proceedings of 1994 IEEE Symposium on VLSI Circuits.

[3]  Hiroyuki Kobayashi,et al.  Fast cycle RAM (FCRAM); a 20-ns random row access, pipe-lined operating DRAM , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[4]  Toshio Takeshima,et al.  A 30-ns 256-Mb DRAM with a multidivided array structure , 1993 .

[5]  P. DeMone,et al.  A 33 GB/s 13.4 Mb integrated graphics accelerator and frame buffer , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[6]  Kenneth C. Yeager.  The Mips R10000 superscalar microprocessor , 1996, IEEE Micro.

[7]  T. Matano,et al.  A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[8]  Y. Fujita,et al.  A 7.68 GIPS 3.84 GB/s 1W parallel image processing RAM integrating a 16 Mb DRAM and 128 processors , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[9]  T. Furuyama,et al.  A 1.6 GB/s data-transfer-rate 8 Mb embedded DRAM , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[10]  N. Okumura,et al.  A multimedia 32 b RISC microprocessor with 16 Mb DRAM , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[11]  Ki-Hong Park,et al.  A low noise 32 bit-wide 256 M synchronous DRAM with column-decoded I/O line , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[12]  Narita,et al.  An Access-sequence Control Scheme To Enhance Random Access Performance Of Embedded DRAMs , 1997 .