Ternary Logic Gates and Ternary SRAM Cell Implementation in VLSI

This paper presents Very Large Scale Integration (VLSI) design and simulation of a ternary logic gates and CMOS ternary SRAM cell. The Simple Ternary Inverter, Positive Ternary Inverter and Negative Ternary Inverter are designed in 180nm technology. The Ternary NAND Gate and Ternary NOR Gate are also designed and simulated. The ternary SRAM consists of crosscoupled ternary inverters. SPICE simulations confirmed that the functional behavior of the READ and WRITE operations is correct.

[1]  Kundan Nepal,et al.  Noise margin-optimized ternary CMOS SRAM delay and sizing characteristics , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[2]  F. Lombardi,et al.  A novel CNTFET-based ternary logic gate design , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[3]  Stanley L. Hurst,et al.  Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.

[4]  A. Srivastava,et al.  Design and Implementation of a Low Power Ternary Full Adder , 1996, VLSI Design.

[5]  H. T. Mouftah,et al.  Design of Ternary COS/MOS Memory and Sequential Circuits , 1977, IEEE Transactions on Computers.

[6]  Maha Singh,et al.  Analysis of Low Power SRAM Memory Cell using Tanner Tool , 2012 .