A new approach using symbolic analysis to compute path-dependent effective properties preserving hierarchy
暂无分享,去创建一个
[1] Shahriar Mirabbasi,et al. System-on-Chip: Reuse and Integration , 2006, Proceedings of the IEEE.
[2] Ekanathan Palamadai Natarajan,et al. KLU{A HIGH PERFORMANCE SPARSE LINEAR SOLVER FOR CIRCUIT SIMULATION PROBLEMS , 2005 .
[3] Wei Li,et al. LVS verification across multiple power domains for a quad-core microprocessor , 2006, TODE.
[4] Ziyang Lu,et al. A framework for logic-aware layout analysis , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).
[5] Sandeep Koranne. Analysis of very large resistive networks using low distortion embedding , 2013, International Symposium on Quality Electronic Design (ISQED).
[6] Ziyang Lu,et al. Hierarchical verification of chip-level ESD design rules , 2010, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010.
[7] Bernard N. Sheehan,et al. TICER: Realizable reduction of extracted RC circuits , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).
[8] Fei Yuan,et al. CMOS Current-Mode Circuits for Data Communications (Analog Circuits and Signal Processing) , 2006 .
[9] Juin J. Liou,et al. Electrostatic discharge in semiconductor devices: an overview , 1998, Proc. IEEE.