Power benefit study for ultra-high density transistor-level monolithic 3D ICs

The nano-scale 3D interconnects available in monolithic 3D IC technology enable ultra-high density device integration at the individual transistor-level. In this paper we demonstrate the power benefits of transistor-level monolithic 3D designs. We first build a cell library that consists of 3D gates and model their timing/power characteristics. Next, we build timing-closed, full-chip GDSII layouts and perform sign-off iso-performance power comparisons with 2D IC designs. We also study the characteristics of benchmark circuits that maximize the power benefits in monolithic 3D designs. Lastly, our study is extended to predict the power benefits of monolithic 3D designs built with future devices.

[1]  A. Toffoli,et al.  Advances in 3D CMOS sequential integration , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  Sung Kyu Lim,et al.  A design tradeoff study with monolithic 3D integration , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).

[3]  Michael Robertson,et al.  Monolithic 3D integration of SRAM and image sensor using two layers of single grain silicon , 2010, 2010 IEEE International 3D Systems Integration Conference (3DIC).

[4]  Giovanni De Micheli,et al.  CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).

[5]  Andrew B. Kahng,et al.  On the relevance of wire load models , 2001, SLIP '01.

[6]  Yu Cao,et al.  Exploring sub-20nm FinFET design with Predictive Technology Models , 2012, DAC Design Automation Conference 2012.

[7]  S. Wu,et al.  World's first monolithic 3D-FPGA with TFT SRAM over 90nm 9 layer Cu CMOS , 2010, 2010 Symposium on VLSI Technology.

[8]  Kinam Kim,et al.  The revolutionary and truly 3-dimensional 25F/sup 2/ SRAM technology with the smallest S/sup 3/ ( stacked single-crystal Si) cell, 0.16um/sup 2/, and SSTFT (atacked single-crystal thin film transistor) for ultra high density SRAM , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[9]  Sung Kyu Lim,et al.  Ultra high density logic designs using transistor-level monolithic 3D integration , 2012, 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).