Broad energy distribution of NBTI-induced interface states in p-MOSFETs with ultra-thin nitrided oxide
暂无分享,去创建一个
A. Chou | A. Chou | G. Larosa | J. Stathis | J.H. Stathis | G. LaRosa
[1] F. Monsieur,et al. Evidence for hydrogen-related defects during NBTl stress in p-MOSFETs , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..
[2] K. Yamaguchi,et al. The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).
[3] N. Mielke,et al. Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.
[4] J. Ushio,et al. Interface structures generated by negative-bias temperature instability in Si/SiO2 and Si/SiOxNy interfaces , 2002 .
[5] A. S. Grove. Physics and Technology of Semiconductor Devices , 1967 .
[6] E. Cartier,et al. Hot‐electron induced passivation of silicon dangling bonds at the Si(111)/SiO2 interface , 1996 .
[7] J. Kavalieros,et al. Direct-current measurements of oxide and interface traps on oxidized silicon , 1995 .
[8] J. Stathis,et al. HYDROGEN ELECTROCHEMISTRY AND STRESS-INDUCED LEAKAGE CURRENT IN SILICA , 1999 .
[9] J. Yugami,et al. Experimental evidence for the generation of bulk traps by negative bias temperature stress and their impact on the integrity of direct-tunneling gate dielectrics , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[10] Muhammad A. Alam,et al. SILC as a measure of trap generation and predictor of T/sub BD/ in ultrathin oxides , 2002 .
[11] C. T. Liu,et al. NBTI enhancement by nitrogen incorporation into ultrathin gate oxide for 0.10-/spl mu/m gate CMOS generation , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).
[12] A. Toriumi,et al. Enhancement of VTH Degradation under NBT Stress due to Hole Capturing , 2003 .
[13] E. Sangiorgi,et al. Low voltage tunneling in ultra-thin oxides: a monitor for interface states and degradation , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[14] Robert M. Wallace,et al. Low voltage stress-induced-leakage-current in ultrathin gate oxides , 1999, 1999 IEEE International Reliability Physics Symposium Proceedings. 37th Annual (Cat. No.99CH36296).
[15] E. Cartier,et al. MECHANISM FOR STRESS-INDUCED LEAKAGE CURRENTS IN THIN SILICON DIOXIDE FILMS , 1995 .
[16] D. Schroder,et al. Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .
[17] S. M. Sze,et al. Physics of semiconductor devices , 1969 .
[18] Wilhelm Warta,et al. Impact of illumination level and oxide parameters on Shockley–Read–Hall recombination at the Si‐SiO2 interface , 1992 .
[19] Koichi Ando,et al. Interface defects responsible for negative-bias temperature instability in plasma-nitrided SiON/Si(100) systems , 2003 .
[20] A. Toriumi,et al. NBTI mechanism in ultra-thin gate dielectric - nitrogen-originated mechanism in SiON , 2002, Digest. International Electron Devices Meeting,.
[21] W. Y. Teo,et al. Linear relationship between H+-trapping reaction energy and defect generation: Insight into nitrogen-enhanced negative bias temperature instability , 2003 .
[22] Giuseppe Iannaccone,et al. On the role of interface states in low-voltage leakage currents of metal–oxide–semiconductor structures , 2002 .
[23] Enrico Sangiorgi,et al. Tunneling into interface states as reliability monitor for ultrathin oxides , 2000 .