A New Built-In Self-Test Design for PLA's with Hligh Fault Coverage and Low Overhead
暂无分享,去创建一个
[1] Wilfried Daehn,et al. A Hardware Approach to Self-Testing of Large Programmable Logic Arrays , 1981, IEEE Transactions on Computers.
[2] Kozo Kinoshita,et al. A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.
[3] Tse-yun Feng,et al. A Survey of Interconnection Networks , 1981, Computer.
[4] Franco P. Preparata,et al. The cube-connected-cycles: A versatile network for parallel computation , 1979, 20th Annual Symposium on Foundations of Computer Science (sfcs 1979).
[5] Hideo Fujiwara,et al. Implementing a Built-In Self-Test PLA Design , 1985, IEEE Design & Test of Computers.
[6] Kien A. Hua,et al. Built-In Tests for VLSI Finite-State Machines , 1984 .
[7] Kenneth J. Thurber,et al. Interconnection networks: a survey and assessment , 1974, AFIPS '74.