Harmonic rejection mixer at ADC input for complex IF dual carrier receiver architecture

This paper presents a receiver architecture for intra-band dual-carrier reception as specified for the upcoming releases of 3GPP HSPA and LTE standards. It is based on a time-discrete harmonic rejection complex-IF mixer to limit the bandwidth requirements on the ADCs to that of a single carrier. The mixer has been designed and fabricated together with a 3rd order continuous-time ΔΣ-ADC for proof-of-concept evaluation. Measurements show at least 68dB rejection at 2nd to 4th LO harmonic.

[1]  J. Huijsing,et al.  A 1.8-mW CMOS /spl Sigma//spl Delta/ modulator with integrated mixer for A/D conversion of IF signals , 2000, IEEE Journal of Solid-State Circuits.

[2]  G. Chien,et al.  A 1.9 GHz wide-band IF double conversion CMOS integrated receiver for cordless telephone applications , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[3]  Eric A. M. Klumperink,et al.  A software-defined radio receiver architecture robust to out-of-band interference , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Johan H. Huijsing,et al.  A 1.8-mW CMOS ΣΔ Modulator with Integrated Mixter for A/D Conversion of IF signals , 1999 .

[5]  Li Lin,et al.  A 1.75 GHz highly-integrated narrow-band CMOS transmitter with harmonic-rejection mixers , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).