PSDSE: Particle Swarm Driven Design Space Exploration of Architecture and Unrolling Factors for Nested Loops in High Level Synthesis

A novel methodology for automated simultaneous design space exploration (DSE) of architecture and unrolling factors (UFs) for nested and single loops based application in high level synthesis (HLS) using particle swarm algorithm (named as 'PSDSE') is presented in this paper. The major contributions of the proposed methodology are as follows: (a) automated exploration of architecture and UFs using particle swarm intelligence that parallely maintain trade off between conflicting metrics of power - performance and balance orthogonal issues of improving Quality of Result (Or) and reducing the exploration runtime for nested loops, (b) deriving a model which directly estimate the execution time of nested loop based on resource constraint and UFs without necessity of tediously unrolling the entire control and data flow graph (CDFG) for the specified UFs values in most cases. Results indicated an average improvement in QoR of >49 % and reduction in runtime of > 97% compared to recent approaches.

[1]  Anirban Sengupta,et al.  MO-PSE: Adaptive multi-objective particle swarm optimization based design space exploration in architectural synthesis for application specific processor design , 2014, Adv. Eng. Softw..

[2]  Anirban Sengupta,et al.  Automated exploration of datapath and unrolling factor during power-performance tradeoff in architectural synthesis using multi-dimensional PSO algorithm , 2014, Expert Syst. Appl..

[3]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[4]  Wim Dehaene,et al.  A 190mV supply, 10MHz, 90nm CMOS, pipelined sub-threshold adder using variation-resilient circuit techniques , 2011, IEEE Asian Solid-State Circuits Conference 2011.

[5]  M. C. Bhuvaneswari,et al.  A Novel Framework for Applying Multiobjective GA and PSO Based Approaches for Simultaneous Area, Delay, and Power Optimization in High Level Synthesis of Datapaths , 2012, VLSI Design.

[6]  James Kennedy,et al.  Particle swarm optimization , 2002, Proceedings of ICNN'95 - International Conference on Neural Networks.

[7]  Srinivas Katkoori,et al.  A genetic algorithm for the design space exploration of datapaths during high-level synthesis , 2006, IEEE Transactions on Evolutionary Computation.

[8]  Markus Rupp,et al.  Design Space Exploration with Evolutionary Multi-Objective Optimisation , 2007, 2007 International Symposium on Industrial Embedded Systems.

[9]  Rajesh Gupta,et al.  Loop shifting and compaction for the high-level synthesis of designs with complex control flow , 2004, Proceedings Design, Automation and Test in Europe Conference and Exhibition.