Accurate performance predictions of power MOSFETs in high switching frequency synchronous buck converters for VRM

This paper deals with the modelling and analysis of power MOSFETs for high switching frequency synchronous buck converters targeting voltage regulator module (VRM) applications. The aim is to come up with a modelling approach that enables accurate performance predictions of the power MOSFETs in the switched-circuit. A survey on power MOSFET models is given that provides a basic classification of relevant modelling techniques for circuit simulation. A model is then selected and experimentally validated over a wide range of switching conditions. Also, the loss assessment in a multi-chip module is presented to illustrate the use of a method for comprehensive quantification of loss mechanisms. Overall, the modelling approach helps establish roadmap targets for future device and circuit technology developments.

[1]  D. G. Pierce,et al.  A temperature dependent SPICE macro-model for power MOSFETs , 1991, [1991] Proceedings of the 34th Midwest Symposium on Circuits and Systems.

[2]  Krishna Shenai,et al.  Modeling low-voltage power MOSFETs as synchronous rectifiers in buck converter applications , 2003, 38th IAS Annual Meeting on Conference Record of the Industry Applications Conference, 2003..

[3]  M. Cotorogea.  Implementation of mathematical models of power devices for circuit simulation in PSpice , 1998, COM.P.EL.98. Record 6th Workshop on Computer in Power Electronics (Cat. No.98TH8358).

[4]  Y. Chung.  LADISPICE-1.2: a nonplanar-drift lateral DMOS transistor model and its application to power IC TCAD , 2000 .

[5]  A.H.M. Shousha,et al.  A generalized tanh law MOSFET model and its applications to CMOS inverters , 1993 .

[6]  K.R. Varadarajan,et al.  A Circuit Simulation Model of a Novel Silicon Lateral Trench Power MOSFET for High Frequency Switching Applications , 2006, 2006 IEEE Workshops on Computers in Power Electronics.

[7]  T. Lopez,et al.  Reverse Recovery in High Density Trench MOSFETs with Regard to the Body-Effect , 2006, 2006 IEEE International Symposium on Power Semiconductor Devices and IC's.

[8]  Toni Lopez,et al.  Quantification of Power MOSFET Losses in a Synchronous Buck Converter , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[9]  I. Budihardjo,et al.  The lumped-charge power MOSFET model, including parameter extraction , 1995 .

[10]  Angelo Raciti,et al.  Power MOSFET macromodel accounting for temperature dependence: parameter extraction and simulation , 1998, COM.P.EL.98. Record 6th Workshop on Computer in Power Electronics (Cat. No.98TH8358).

[11]  A. Maxim,et al.  A high accuracy power MOSFET SPICE behavioral macromodel including the device self-heating and safe operating area simulation , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[12]  Krishna Shenai,et al.  A circuit simulation model for high-frequency power MOSFETs , 1991 .

[13]  T. Lopez,et al.  Method for the Analysis of Power MOSFET Losses in a Synchronous Buck Converter , 2006, 2006 12th International Power Electronics and Motion Control Conference.

[14]  P. Rossel,et al.  LDMOS transistor for SMART POWER circuits: modeling and design , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[15]  Yue Fu,et al.  Power MOSFET Switching Loss Analysis: A New Insight , 2006, Conference Record of the 2006 IEEE Industry Applications Conference Forty-First IAS Annual Meeting.

[16]  P. Kumar,et al.  Performance Analysis of Trench Power MOSFETs in Synchronous Buck Converter Applications , 2007, APEC 07 - Twenty-Second Annual IEEE Applied Power Electronics Conference and Exposition.

[17]  R.S. Scott,et al.  An accurate model for power DMOSFETs including interelectrode capacitances , 1990, 21st Annual IEEE Conference on Power Electronics Specialists.

[18]  Krishna Shenai,et al.  Mixed-mode circuit simulation: an emerging CAD tool for the design and optimization of power semiconductor devices and circuits , 1994, Proceedings of 1994 IEEE Workshop on Computers in Power Electronics.

[19]  T. Lopez,et al.  PCS layout inductance modeling based on a time domain measurement approach , 2004, Nineteenth Annual IEEE Applied Power Electronics Conference and Exposition, 2004. APEC '04..

[20]  T. Lopez,et al.  Accurate behavioural modelling of power MOSFETs based on device measurements and FE-simulations , 2005, 2005 European Conference on Power Electronics and Applications.