Design of a Simple General Purpose Microprocessor with Self-Sleep Buffer

In this paper, a general purpose microprocessor is implemented and a self sleep circuit is used to reduce the power. MTCMOS is proven to be the best technique to reduce leakage power in deep submicron regime. Placing sleep transistor in fine grain has its own advantages and disadvantages and global sleep transistor is not practical. So, distributed MTCMOS is considered as better alternative for placing sleep device in the design at block level. As the routing resources are involved even in the distributed, selfsleep is suggested to reduce number of nets and transistors. This is verified in a simple microprocessor that executes eight number of instructions using 90nm technology savings in power and area observed. General Terms Leakage power, microprocessor, sleep transistor, fine grain.

[1]  Lei He,et al.  Distributed sleep transistor network for power reduction , 2003, DAC '03.

[2]  Suhwan Kim,et al.  Experimental measurement of a novel power gating structure with intermediate power saving mode , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).

[3]  K. Shi,et al.  Sleep Transistor Design and Implementation - Simple Concepts Yet Challenges To Be Optimum , 2006, 2006 International Symposium on VLSI Design, Automation and Test.

[4]  Enoch O. Hwang,et al.  Digital Logic and Microprocessor Design with VHDL , 2005 .

[5]  David Z. Pan,et al.  Wakeup Scheduling in MTCMOS Circuits Using Successive Relaxation to Minimize Ground Bounce , 2007, J. Low Power Electron..

[6]  Anantha Chandrakasan,et al.  MTCMOS hierarchical sizing based on mutual exclusive discharge patterns , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[7]  Ankur Srivastava,et al.  Leakage control through fine-grained placement and sizing of sleep transistors , 2004, ICCAD 2004.

[8]  Ankur Srivastava,et al.  Leakage Control Through Fine-Grained Placement and Sizing of Sleep Transistors , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[10]  Magdy A. Bayoumi,et al.  Self-Sleep Buffer for Distributed MTCMOS Design , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[11]  Anantha Chandrakasan,et al.  Transistor sizing issues and tool for multi-threshold CMOS technology , 1997, DAC.

[12]  Suhwan Kim,et al.  Understanding and minimizing ground bounce during mode transition of power gating structures , 2003, ISLPED '03.

[13]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..