Diamond-shaped Ge and Ge0.9Si0.1 gate-all-around nanowire FETs with four {111} facets by dry etch technology

We propose a feasible pathway to scale the Ge MOSFET technology by using a novel diamond-shaped Ge and Ge09Si01 gate-all-around (GAA) nanowire (NW) FETs with four {111} facets. The device fabrication requires only simple top-down dry etching and blanket Ge epitaxy techniques readily available in mass production. The proposed dry etching process involves three isotropic/anisotropic etching steps with different Cl2/HBr ratios for forming the suspended diamond-shaped channel. Taking advantages of the GAA configuration, favorable carrier mobility of the {111} surface, nearly defect-free suspended channel, and improved dopant activation by incorporating Si, nFET and pFET with excellent performance have been demonstrated, including an Ion/Ioff ratio exceeding 108, the highest ever reported for Ge-based pFETs.

[1]  C. Hu,et al.  Nearly defect-free Ge gate-all-around FETs on Si substrates , 2011, 2011 International Electron Devices Meeting.

[2]  N. Singh,et al.  CMOS compatible Ge/Si core/shell nanowire gate-all-around pMOSFET integrated with HfO2/TaN gate stack , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  Top-Down Fabrication of Epitaxial SiGe/Si Multi-(Core/Shell) p-FET Nanowire Transistors , 2014, IEEE Transactions on Electron Devices.

[4]  C. H. Lee,et al.  Material potential and scalability challenges of germanium CMOS , 2011, 2011 International Electron Devices Meeting.

[5]  G. Huang,et al.  Triangular-channel Ge NFETs on Si with (111) sidewall-enhanced Ion and nearly defect-free channels , 2012, 2012 International Electron Devices Meeting.

[6]  M. Takenaka,et al.  A Ge Ultrathin-Body n-Channel Tunnel FET: Effects of Surface Orientation , 2014, IEEE Transactions on Electron Devices.