Using Partial-Run-Time Reconfigurable Hardware to accelerate Video Processing in Driver Assistance System

In this paper we show a reconfigurable hardware architecture for the acceleration of video-based driver assistance applications in future automotive systems. The concept is based on a separation of pixel-level operations and high level application code. Pixel-level operations are accelerated by coprocessors, whereas high level application code is implemented fully programmable on standard PowerPC CPU cores to allow flexibility for new algorithms. In addition, the application code is able to dynamically reconfigure the coprocessors available on the system, allowing for a much larger set of hardware accelerated functionality than would normally fit onto a device. This process makes use of the partial dynamic reconfiguration capabilities of Xilinx Virtex FPGAs

[1]  Ernst D. Dickmanns,et al.  Recursive 3-D Road and Relative Ego-State Recognition , 1992, IEEE Trans. Pattern Anal. Mach. Intell..

[2]  Horst Bunke,et al.  Towards Smarter Cars , 1998, Sensor Based Intelligent Robots.

[3]  Walter Stechele,et al.  A video segmentation algorithm for hierarchical object representations and its implementation , 1999, IEEE Trans. Circuits Syst. Video Technol..

[4]  John McDonald,et al.  Application of the Hough Transform to Lane Detection in Motorway Driving Scenarios , 2001 .

[5]  Jürgen Becker,et al.  Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration , 2004, Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784).

[6]  Jim McManus,et al.  In-Circuit Partial Reconfiguration of RocketIO Attributes , 2004 .

[7]  Walter Stechele,et al.  A coprocessor for accelerating visual information processing , 2005, Design, Automation and Test in Europe.

[8]  Walter Stechele,et al.  Combitgen: A new approach for creating partial bitstreams in Virtex-II Pro , 2006, ARCS Workshops.