Racetrack memory based reconfigurable computing

Reconfigurable computing provides a number of advantages such as low R&D cost and design flexibility compared with application specific logic circuits; however its low power efficiency and logic density limit greatly its wide application. One of the major reasons of this shortcoming is the SRAM based configuration memory, which occupies large die area and consumes high static power. The later is more severe due to the rapidly increasing sneak currents, which are intrinsic and become worse following the fabrication node shrinking. Racetrack memory is one of emerging non-volatile memory technologies under intense investigation and promises ultra-high density, non-volatility and low power. In this invited paper, we present the design of racetrack memory based reconfigurable computing. By using a racetrack memory compact model and design kit 28 nm, mixed simulation results show its high density and low power performance compared with conventional SRAM based reconfigurable computing.

[1]  P. Chevalier,et al.  Racetrack memory cell array with integrated magnetic tunnel junction readout , 2011, 2011 International Electron Devices Meeting.

[2]  Weisheng Zhao,et al.  Strain-controlled magnetic domain wall propagation in hybrid piezoelectric/ferromagnetic structures , 2013, Nature Communications.

[3]  J. H. Franken,et al.  Shift registers based on magnetic domain wall ratchets with perpendicularly anisotrpoy , 2012 .

[4]  Naoki Kasai,et al.  Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs , 2009, IEEE J. Solid State Circuits.

[5]  Jacques-Olivier Klein,et al.  Design considerations and strategies for high-reliable STT-MRAM , 2011, Microelectron. Reliab..

[6]  H. Noguchi,et al.  Progress of STT-MRAM technology and the effect on normally-off computing systems , 2012, 2012 International Electron Devices Meeting.

[7]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[8]  H. Ohno,et al.  Current-induced domain wall motion in perpendicularly magnetized CoFeB nanowire , 2011 .

[9]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[10]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[11]  Seong-Ook Jung,et al.  A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Luan Tran,et al.  45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[13]  C. Luchini,et al.  [High speed]. , 1969, Revista De La Escuela De Odontologia, Universidad Nacional De Tucuman, Facultad De Medicina.

[14]  S. Parkin,et al.  Magnetic Domain-Wall Racetrack Memory , 2008, Science.

[15]  Weisheng Zhao,et al.  Spin-MTJ based Non-volatile Flip-Flop , 2007, 2007 7th IEEE Conference on Nanotechnology (IEEE NANO).

[16]  Weisheng Zhao,et al.  Domain Wall Shift Register-Based Reconfigurable Logic , 2011, IEEE Transactions on Magnetics.

[17]  C. Chappert,et al.  Non-adiabatic spin-torques in narrow magnetic domain walls , 2010 .

[18]  Weisheng Zhao,et al.  Perpendicular-magnetic-anisotropy CoFeB racetrack memory , 2012 .

[19]  H.-S. Philip Wong,et al.  Phase Change Memory , 2010, Proceedings of the IEEE.

[20]  Weisheng Zhao,et al.  A compact model of domain wall propagation for logic and memory design , 2011 .

[21]  C. Rettner,et al.  Current-Controlled Magnetic Domain-Wall Nanowire Shift Register , 2008, Science.

[22]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.