A unified approach for SoC testing using test data compression and TAM optimization

We integrate for the first time test access mechanism (TAM) optimization and test data compression into a single test methodology. We show how an integrated test architecture based on TAMs and test data decoders can be designed The proposed approach offers considerable savings in test data volume and testing time. Two case studies using the integrated test architecture are presented.

[1]  Erik Jan Marinissen,et al.  On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[2]  Ajay Khoche,et al.  Test vector compression using EDA-ATE synergies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[3]  Tughrul Arslan,et al.  Proceedings Design, Automation and Test in Europe Conference and Exhibition , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[4]  Sudhakar M. Reddy,et al.  On Concurrent Test of Core-Based SOC Design , 2002, J. Electron. Test..

[5]  Krishnendu Chakrabarty,et al.  Test Resource Partitioning for SOCs , 2001, IEEE Des. Test Comput..