Stacked-chip Implementation of On-Chip Buck Converter for Power-Aware Distributed Power Supply Systems
暂无分享,去创建一个
[1] K. Kondo,et al. A 160Gb/s interface design configuration for multichip LSI , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[2] Vivek De,et al. Analysis of buck converters for on-chip integration with a dual supply voltage microprocessor , 2003, IEEE Trans. Very Large Scale Integr. Syst..
[3] S. Narendra,et al. A 233-MHz 80%-87% efficient four-phase DC-DC converter utilizing air-core inductors on package , 2005, IEEE Journal of Solid-State Circuits.
[4] T. Karnik,et al. Optimal Design of Monolithic Integrated DC-DC Converters , 2006, 2006 IEEE International Conference on IC Design and Technology.
[5] B. Bakkaloglu,et al. A Multi-Stage Interleaved Synchronous Buck Converter with Integrated Output Filter in a 0.18/spl mu/ SiGe process , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[6] B. Bakkaloglu,et al. A Multistage Interleaved Synchronous Buck Converter With Integrated Output Filter in 0.18 $\mu$m SiGe Process , 2007, IEEE Transactions on Power Electronics.
[7] G. Schrom,et al. Optimal Design ofMonolithic Integrated DC-DCConverters , 2006 .