Optimization Design on Active Guard Ring to Improve Latch-Up Immunity of CMOS Integrated Circuits