Power-down circuit synthesis for analog/mixed-signal

Due to the need for energy efficiency, power management features of modern systems on chips are becoming more and more complex. The complexity also affects analog/mixed-signal circuit blocks. They are equipped with power-down modes to shut off bias currents while the block is not used. In industrial practice, the power-down circuitry is added manually towards the end of the design phase. Due to the increasing complexity of the power-down functionality, fault-free implementation and verification are becoming more and more challenging and time consuming. In this work, we are going one step beyond verification to an automatic, i.e., fault free synthesis of power-down circuitry. We formulate the power-down synthesis problem and solve it by combining a new rip-up algorithm with a constraint programming formulation. To the best of our knowledge, the first synthesis algorithm for power-down circuit synthesis for analog/mixed-signal blocks is presented. The ability to successfully synthesize the power-down circuitry is demonstrated for three amplifier circuits and a voltage-controlled oscillator.

[1]  Rob A. Rutenbar,et al.  Computer-Aided Design of Analog Integrated Circuits and Systems , 2002 .

[2]  Helmut E. Graeb,et al.  Detection of asymmetric aging-critical voltage conditions in analog power-down mode , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Luciano Lavagno,et al.  EDA for IC System Design, Verification, and Testing , 2006 .

[4]  N. Fujii,et al.  Voltage controlled ring oscillator with wide tuning range and fast voltage swing , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[5]  Ulf Schlichtmann,et al.  The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Helmut Graeb,et al.  Verification of the power-down mode of analog circuits by structural voltage propagation , 2014 .

[7]  Chih Sieh Teng,et al.  Mismatch drift: a reliability issue for analog MOS circuits , 1992, 30th Annual Proceedings Reliability Physics 1992.

[8]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[9]  S. Blieck,et al.  Software Check for Power-Down Mode of Analog Circuits , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.

[10]  Anthony S. Oates,et al.  Stress-induced MOSFET mismatch for analog circuits , 2001, 2001 IEEE International Integrated Reliability Workshop. Final Report (Cat. No.01TH8580).

[11]  Melanie Hartmann,et al.  Design Of Analog Cmos Integrated Circuits , 2016 .

[12]  Lars Hedrich,et al.  FEATS: Framework for Explorative Analog Topology Synthesis , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Bogdan G. Arsintescu,et al.  A method for analog circuits visualization , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[14]  B. J. Sheu,et al.  Generalised approach to automatic custom layout of analogue ICs , 1992 .

[15]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .