A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation

This paper presents a 4-GHz all-digital fractional-N PLL with a low-power TDC operating at low-rate retimed reference clocks, a compensator preventing big phase-error downfalls, and a loop settling monitor. Two retimed reference clocks, nCKR and pCKR, are employed in the TDC to estimate the fractional phase error between the low-rate reference and high-rate oscillator clocks. Applying the retimed reference clocks does not only reduce a dynamic power in its delay chain, but simplify a fractional phase-error correction. The phase-error compensator is introduced to avoid big phase-error downfalls caused by large output glitches originating from a high-speed accumulator. In addition, a loop-settling monitor is invented to allow the DCO operation mode to be shifted seamlessly and fast. By consuming 9.6 mW, the ADPLL achieves -97 dBc in-band phase noise, - 38 dBc/Hz integrated noise, and 740 ns settling time.

[1]  A.A. Abidi,et al.  All-Digital Outphasing Modulator for a Software-Defined Transmitter , 2009, IEEE Journal of Solid-State Circuits.

[2]  Poras T. Balsara,et al.  All-digital frequency synthesizer in deep-submicron CMOS , 2006 .

[3]  P. Wagener.  Metastability-a designer's viewpoint , 1990, Third Annual IEEE Proceedings on ASIC Seminar and Exhibit.

[4]  A.A. Abidi,et al.  A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution , 2009, IEEE Journal of Solid-State Circuits.

[5]  Seong-Do Kim,et al.  A 4-GHz low-power TDC-based all digital PLL having 9.6mW and 1.2ps rms jitter , 2011, 2011 IEEE MTT-S International Microwave Workshop Series on Intelligent Radio for Future Personal Terminals.

[7]  Antonio Cantoni,et al.  Metastable Behavior in Digital Systems , 1987, IEEE Design & Test of Computers.

[8]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[9]  Robert B. Staszewski,et al.  Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[10]  Michiel Steyaert,et al.  A standard cell based all-digital Time-to-Digital Converter with reconfigurable resolution and on-line background calibration , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[11]  Tony Wong,et al.  A Distributed Oscillator Based All-Digital PLL With a 32-Phase Embedded Phase-to-Digital Converter , 2011, IEEE Journal of Solid-State Circuits.

[12]  Wei-Zen Chen,et al.  A 7.1 mW, 10 GHz All Digital Frequency Synthesizer With Dynamically Reconfigured Digital Loop Filter in 90 nm CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[13]  Robert B. Staszewski,et al.  Spurious-Free Time-to-Digital Conversion in an ADPLL Using Short Dithering Sequences , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Seongdo Kim,et al.  A 4-GHz all digital fractional-N PLL with low-power TDC and big phase-error compensation , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[15]  Tadashi Maeda,et al.  A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[16]  A. Albicki,et al.  Analysis of metastable operation in D latches , 1989 .

[17]  M. Nakagawa,et al.  A new PLL frequency synthesizer with high switching speed , 1992 .

[18]  Youngmin Park,et al.  A Cyclic Vernier TDC for ADPLLs Synthesized From a Standard Cell Library , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Kristofer S. J. Pister,et al.  A 2.6psrms-period-jitter 900MHz all-digital fractional-N PLL built with standard cells , 2011, 2011 Proceedings of the ESSCIRC (ESSCIRC).

[20]  Mike Shuo-Wei Chen,et al.  A Calibration-Free 800 MHz Fractional-N Digital PLL With Embedded TDC , 2010, IEEE Journal of Solid-State Circuits.

[21]  Davide De Caro,et al.  A novel high-speed sense-amplifier-based flip-flop , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  Enrico Temporiti,et al.  A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction Techniques , 2009, IEEE Journal of Solid-State Circuits.

[23]  Poras T. Balsara,et al.  All-Digital PLL With Ultra Fast Settling , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[24]  Luca Fanori,et al.  A dither-less all digital PLL for cellular transmitters , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).