A Multidimensional Study on the Feasibility of Parallel Switch-Level Circuit Simulation

This paper presents the results of an experimental study to evaluate the effectiveness of multiple synchronization protocols and partitioning algorithms in reducing the execution time of switch-level models of VLSI circuits. Specific contributions of this paper include: (i) parallelizing an existing switch-level simulator such that the model can be executed using conservative and optimistic simulation protocols with minor changes, (ii) evaluating effectiveness of several partitioning algorithms for parallel simulation, and (iii) demonstrating speedups with both conservative and optimistic simulation protocols for seven circuits, ranging in size from 3K transistors to about 87K transistors.

[1]  Daniel G. Saab,et al.  Design of a scalable parallel switch-level simulator for VLSI , 1990, Proceedings SUPERCOMPUTING '90.

[2]  Gershon Kedem,et al.  Taking advantage of optimal on-chip parallelism for parallel discrete-event simulation , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[3]  Jason Cong,et al.  Acyclic Multi-Way Partitioning of Boolean Networks , 1994, 31st Design Automation Conference.

[4]  Anoop Gupta,et al.  An evaluation of the Chandy-Misra-Bryant algorithm for digital logic simulation , 1991, TOMC.

[5]  R. M. Mattheyses,et al.  A Linear-Time Heuristic for Improving Network Partitions , 1982, 19th Design Automation Conference.

[6]  Roger D. Chamberlain,et al.  Parallel Logic Simulation of VLSI Systems , 1995, 32nd Design Automation Conference.

[7]  Herbert Bauer,et al.  Corolla partitioning for distributed logic simulation of VLSI-circuits , 1993, PADS '93.

[8]  Gershon Kedem,et al.  Parallel mixed-level simulation of digital circuits using virtual time , 1990 .

[9]  Mark A. Franklin,et al.  Statistics on Logic Simulation , 1986, 23rd ACM/IEEE Design Automation Conference.

[10]  Daniel G. Saab,et al.  VLSI logic and fault simulation on general-purpose parallel computers , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Rajive L. Bagrodia,et al.  Maisie: A Language for the Design of Efficient Discrete-Event Simulations , 1994, IEEE Trans. Software Eng..

[12]  Lawrence Snyder,et al.  An empirical study of on-chip parallelism , 1988, 25th ACM/IEEE, Design Automation Conference.Proceedings 1988..