Plasma processed ultra-thin SiO2 interfaces for advanced silicon NMOS and PMOS devices: applications to Si-oxide/Si oxynitride, Si-oxide/Si nitride and Si-oxide/transition metal oxide stacked gate dielectrics

[1]  J. C. Phillips,et al.  Intrinsic limitations on device performance and reliability from bond-constraint induced transition regions at interfaces of stacked dielectrics , 2000 .

[2]  Punit Boolchand,et al.  Stiffness transitions inSixSe1−xglasses from Raman scattering and temperature-modulated differential scanning calorimetry , 2000 .

[3]  Donald J. Jacobs,et al.  Self-organization in network glasses , 2000 .

[4]  J. Tersoff,et al.  Role of fermi-level pinning in nanotube schottky diodes , 2000, Physical review letters.

[5]  G. Lucovsky,et al.  The effects of interfacial sub-oxide transition regions and monolayer level nitridation on tunneling currents in silicon devices , 2000, IEEE Electron Device Letters.

[6]  G. Lucovsky,et al.  Integration of ultrathin (1.6/spl sim/2.0 nm) RPECVD oxynitride gate dielectrics into dual poly-Si gate submicron CMOSFETs , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[7]  R. Degraeve,et al.  Analysis of high voltage TDDB measurements on Ta/sub 2/O/sub 5//SiO/sub 2/ stack , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[8]  G. Lucovsky,et al.  Monolayer-level controlled incorporation of nitrogen in ultrathin gate dielectrics using remote plasma processing: Formation of stacked , 1999 .

[9]  G. Lucovsky,et al.  Monolayer-level controlled incorporation of nitrogen at Si–SiO2 interfaces using remote plasma processing , 1999 .

[10]  Y. Chabal,et al.  Mechanistic studies of silicon oxidation , 1999 .

[11]  G. Lucovsky.  Reaction/annealing pathways for forming ultrathin silicon nitride films for composite oxide-nitride gate dielectrics with nitrided crystalline silicon-dielectric interfaces for application in advanced complementary metal-oxide-semiconductor devices , 1999 .

[12]  J. E. Rowe,et al.  Structure of ultrathin SiO2/Si(111) interfaces studied by photoelectron spectroscopy , 1999 .

[13]  Gerald Lucovsky,et al.  Ultrathin nitrided gate dielectrics: Plasma processing, chemical characterization, performance, and reliability , 1999, IBM J. Res. Dev..

[14]  Veena Misra,et al.  Bonding constraints and defect formation at interfaces between crystalline silicon and advanced single layer and composite gate dielectrics , 1999 .

[15]  D. Kwong,et al.  Ultra thin (<20 /spl Aring/) CVD Si/sub 3/N/sub 4/ gate dielectric for deep-sub-micron CMOS devices , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[16]  I. Kizilyalli,et al.  MOS transistors with stacked SiO/sub 2/-Ta/sub 2/O/sub 5/-SiO/sub 2/ gate dielectrics for giga-scale integration of CMOS technologies , 1998, IEEE Electron Device Letters.

[17]  G. Lucovsky,et al.  Ultrathin nitride/oxide (N/O) gate dielectrics for p/sup +/-polysilicon gated PMOSFETs prepared by a combined remote plasma enhanced CVD/thermal oxidation process , 1998, IEEE Electron Device Letters.

[18]  P. K. Roy,et al.  Stacked high-ε gate dielectric for gigascale integration of metal–oxide–semiconductor technologies , 1998 .

[19]  J. C. Phillips,et al.  Minimization of dangling bond defects in hydrogenated silicon nitride dielectrics for thin film transistors (TFTs) , 1998 .

[20]  G. Lucovsky,et al.  Minimization of suboxide transition regions at Si–SiO2 interfaces by 900 °C rapid thermal annealing , 1997 .

[21]  J. Gibson,et al.  Dramatic effect of postoxidation annealing on (100) Si/SiO2 roughness , 1997 .

[22]  G. Lucovsky,et al.  Integrated processing of silicon oxynitride films by combined plasma and rapid‐thermal processing , 1996 .

[23]  D. Ferry,et al.  Oxidation of silicon (100): Experimental data versus a unified chemical model , 1996 .

[24]  G. Lucovsky,et al.  Controlled nitrogen incorporation at the gate oxide surface , 1995 .

[25]  M. J. Williams,et al.  Fourier transform infrared study of rapid thermal annealing of a-Si:N:H(D) films prepared by remote plasma-enhanced chemical vapor deposition , 1995 .

[26]  J. Wortman,et al.  Formation of Si–SiO2 stacked‐gate structures by plasma‐assisted and rapid‐thermal processing: Improved device performance through process integration , 1994 .

[27]  G. Lucovsky,et al.  Low‐temperature preparation of SiO2/Si(100) interfaces using a two‐step remote plasma‐assisted oxidation‐deposition process , 1992 .

[28]  G. Lucovsky,et al.  Substrate temperature dependence of subcutaneous oxidation at Si/SiO2 interfaces formed by remote plasma‐enhanced chemical vapor deposition , 1990 .

[29]  G. Lucovsky,et al.  The effects of subcutaneous oxidation at the interfaces between elemental and compound semiconductors and SiO2 thin films deposited by remote plasma enhanced chemical vapor deposition , 1989 .

[30]  J. C. Phillips,et al.  Topology of covalent non-crystalline solids I: Short-range order in chalcogenide alloys , 1979 .

[31]  Dim-Lee Kwong,et al.  Study of Thermal Stability of Cvd Ta205/Si Interface , 1999 .

[32]  J. C. Phillips,et al.  Topology of covalent non-crystalline solids II: Medium-range order in chalcogenide alloys and ASi(Ge) , 1981 .