The CCD star sensor is a kind of higher accuracy and more advanced technology of attitude sensitive equipment which observes fixed star as benchmark, and it is widely used on satellite attitude control system. It has many advantages which includes high precision, high sensitivity, no attitude accumulative error and so on. This paper describes how to design and develop a signal processing system (SPS) based on FPGA (Field Programmable Gate Array) for CCD star sensor. Above all, an integrated solution to a signal processing system is put forward briefly, which contains the design of system architecture and system function. Secondly, Some Key technologies of design and implementation are described in detail, which contain these designs of data stream, instructions stream, multi-clock data processing and triple modular redundancy (TMR). In practice, hardware and system tests have been carried out, and the results prove that the SPS is reliable and stable, and it has been used successfully in CCD start sensor.
[1]
Ankush Suresh Patharkar.
Performance Analysis of Synchronizer and Measurement of Metastability
,
2015,
2015 International Conference on Computing Communication Control and Automation.
[2]
Sudhir Dhage,et al.
Multi-clock domain synchronizers
,
2015,
2015 International Conference on Computation of Power, Energy, Information and Communication (ICCPEIC).
[3]
Sudha Bendapudi,et al.
Design of video processor for multi-head star sensor
,
2015,
2015 2nd International Symposium on Physics and Technology of Sensors (ISPTS).
[4]
Zhan Li,et al.
Optimum Baffle Design of Star Sensor
,
2002,
SPIE/COS Photonics Asia.