A low-power ΣΔ ADC optimized for GSM/EDGE standard in 65-nm CMOS

A ΣΔ ADC with both Signal Transfer Function (STF) and Noise Transfer Function (NTF) optimized for GSM/EDGE application is presented. A direct-feedforward single-loop filter is used to improve linearity of the modulator at low supply voltage. From the edge of the signal bandwidth to over 1MHz of band, measured STF is flat and in-band ripple is less than 0.01dB. Clocked @ 26MHz the modulator achieves 82dB dynamic-range, 80dB peak SNR, −85dB peak THD, 88dBc peak SFDR. Implemented in 65-nm CMOS, it consumes 1.74mW from the 1.2V supply and occupies an active die area of 0.081mm2 (395µm×205µm) without voltage references.

[1]  Yves Rolain,et al.  A multirate 3.4-to-6.8mW 85-to-66dB DR GSM/bluetooth/UMTS cascade DT ΔΣM in 90nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[2]  Jere Järvinen,et al.  A 1.2V Dual-Mode GSM/WCDMA - Modulator in 65nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[3]  K. Philips,et al.  A 2mW 89dB DR Continuous-Time Sigma-Delta ADC with Increased Immunity to Wide-Band Interferers , 2004 .

[4]  Eric Andre,et al.  3.3 A 1.2-V Dual-Mode WCDMA/GPRS Σ∆ Modulator , 2003 .

[5]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[6]  John B. Hughes,et al.  Circuit architectures for high linearity monolithic continuous-time filtering , 1992 .

[7]  Thomas Burger,et al.  A 0.13/spl mu/m CMOS EDGE/UMTS/WLAN Tri-Mode /spl Delta//spl Sigma/ ADC with -92dB THD , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[8]  Yves Rolain,et al.  9.8 A Multirate 3.4-to-6.8mW 85-to-66dB DR GSM/Bluetooth/UMTS Cascade DT ΔΣM in 90nm , 2009 .

[9]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[10]  Gabor C. Temes,et al.  A differential switched-capacitor amplifier , 1987 .

[11]  K. Philips,et al.  A 2 mW 89 dB DR continuous-time /spl Sigma//spl Delta/ ADC with increased immunity to wide-band interferers , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[12]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[13]  Thomas Burger,et al.  A 0.13μm CMOS EDGE/UMTS/WLAN Tri-Mode ΔΣ ADC with -92dB THD , 2007, ISSCC.

[14]  A. Dezzani,et al.  A 1.2-V dual-mode WCDMA/GPRS /spl Sigma//spl Delta/ modulator , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[15]  Vincent Huard,et al.  CMOS device design-in reliability approach in advanced nodes , 2009, 2009 IEEE International Reliability Physics Symposium.