Low-Power Circuit for Measuring and Compensating Phase Interpolator Non-Linearity

In this paper, we propose a novel circuit and technique to measure and pre-compensate for the differential and integral non-linearities (DNL and INL) of phase interpolators (PIs). The circuit can be used in Serializer/De-serializer (SerDes) and phase interpolator-based clock recovery circuity. The test circuit, implemented in 28 nm FD-SOI technology as part of optical transceiver, shows that the solution enabled a reduction in system total jitter.

[1]  Mark Horowitz,et al.  High-speed electrical signaling: overview and limitations , 1998, IEEE Micro.

[2]  Sadok Aouini,et al.  An Under Sampling Scope for Characterization of 42-Gs/s DAC in 28-nm FD-SOI , 2018, IEEE Microwave and Wireless Components Letters.

[3]  Mounir Meghelli,et al.  A 16-Gb/s backplane transceiver with 12-tap current integrating DFE and dynamic adaptation of voltage offset and timing drifts in 45-nm SOI CMOS technology , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[4]  Taesung Kim,et al.  Phase interpolator using delay locked loop [multiphase clock generation] , 2003, Southwest Symposium on Mixed-Signal Design, 2003..

[5]  Martin L. Schmatz,et al.  A 5.75 to 44 Gb/s Quarter Rate CDR With Data Rate Selection in 90 nm Bulk CMOS , 2009, IEEE Journal of Solid-State Circuits.

[6]  Hao Zhou,et al.  An 8-bit 4fs-step digitally controlled delay element with two cascaded delay units , 2015, 2015 IEEE 11th International Conference on ASIC (ASICON).

[7]  Yi Cai,et al.  Jitter Testing for Gigabit Serial Communication Transceivers , 2002, IEEE Des. Test Comput..

[8]  Hsin-Wen Ting,et al.  Analysis of Nonideal Behaviors Based on INL/DNL Plots for SAR ADCs , 2016, IEEE Transactions on Instrumentation and Measurement.

[9]  Archit Joshi,et al.  Nonlinearity Estimation for Compensation of Phase Interpolator in Bang–Bang CDRs , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[10]  Asad A. Abidi,et al.  NMOS IC's for clock and data regeneration in gigabit-per-second optical-fiber receivers , 1992 .

[11]  Archit Joshi,et al.  An Odd Phase CDR With Phase Interpolator Trimming , 2019, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  George Souliotis,et al.  Phase Interpolator with Improved Linearity , 2016, Circuits Syst. Signal Process..

[13]  Manoj Sachdev,et al.  A digitally programmable delay element: design and analysis , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Yueming Jiang,et al.  A compact phase interpolator for 3.125G Serdes application , 2003, Southwest Symposium on Mixed-Signal Design, 2003..