A Parallel Circuit Simulator for Iterative Power Grids Optimization System

This paper discusses a high efficient parallel circuit simulator for iterative power grid optimization. The simulator is implemented by FPGA. We focus particularly on the following points: 1) Selection of the analysis method for power grid optimization, the proposed simulator introduces hardware-oriented fixed point arithmetic instead of floating point arithmetic. It accomplishes the high accuracy by selecting appropriate time step of the simulation; 2) The simulator achieves high speed simulation by developing dedicated hardware and adopting parallel processing. Experiments prove that the proposed simulator using 80 MHz FPGA and eight parallel processing achieves 35 times faster simulation than software processing with 2.8 GHz CPU while maintaining almost same accuracy in comparison with SPICE simulation.

[1]  Masahiro Fukui,et al.  A Power Grid Optimization Algorithm by Observing Timing Error Risk by IR Drop , 2008, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[2]  Martin C. Herbordt,et al.  Improved Interpolation and System Integration for FPGA-Based Molecular Dynamics Simulations , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[3]  Nakasato Naohito,et al.  Accelaration of Hydrosynamical Simulations using a FPGA board , 2006 .

[4]  Martin D. F. Wong,et al.  Thermal-Aware IR Drop Analysis in Large Power Grid , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[5]  Hideki Asai,et al.  Parallel-distributed time-domain circuit simulation of power distribution networks with frequency-dependent parameters , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[6]  Yao-Wen Chang,et al.  Efficient power/ground network analysis for power integrity-driven design methodology , 2004, Proceedings. 41st Design Automation Conference, 2004..

[7]  Hiroaki Kitano,et al.  An FPGA Implementation of High Throughput Stochastic Simulator for Large-Scale Biochemical Systems , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[8]  Masanori Hashimoto,et al.  Effects of on-chip inductance on power distribution grid , 2005, ISPD '05.

[9]  Per Larsson-Edefors,et al.  Noise-Aware On-Chip Power Grid Considerations Using a Statistical Approach , 2008, ISQED 2008.

[10]  Goichi Yokomizo,et al.  A parallel and accelerated circuit simulator with precise accuracy , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.

[11]  Hiroo Masuda,et al.  Large-scale linear circuit simulation with an inversed inductance matrix , 2004 .

[12]  Viktor K. Prasanna,et al.  High-Performance and Parameterized Matrix Factorization on FPGAs , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[13]  Michael L. Bushnell,et al.  Power Grid Analysis of Dynamic Power Cutoff Technology , 2007, 2007 IEEE International Symposium on Circuits and Systems.