An improved circuit-partitioning algorithm based on min-cut equivalence relation

Network flow is an excellent approach to finding min-cuts in network because of the celebrated max-flow/min-cut theorem. For a long time, however, it has not been a practical circuit partitioning method for its relatively high computational complexity. Algorithm FBB is the first one to apply network flow to solve two-way balanced circuit partitioning successfully. Later, its improved version DMC efficiently solved the problem of multi-way circuit partitioning. In this paper, an improved circuit-partitioning algorithm MCER is presented. MCER is based on a min-cut equivalence relation. The algorithm not only inherits to take advantage of flow theory, but also incorporates a subsets movement-based method to utilize internal equivalent topological structure of circuit. Based on the equivalence relation and subsets movement between initial min-cuts, MCER will find more min-cuts. A series of experiments demonstrate that searching space of MCER is bigger than that of former algorithms and MCER outperforms FBB or DMC in terms of the size of min-cuts. Furthermore, MCER will degrade to DMC or FBB under special conditions.

[1]  Brian W. Kernighan,et al.  An efficient heuristic procedure for partitioning graphs , 1970, Bell Syst. Tech. J..

[2]  George Karypis,et al.  Introduction to Parallel Computing , 1994 .

[3]  Robert K. Brayton,et al.  On clustering for minimum delay/ara , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[4]  Abbas El Gamal,et al.  Min-cut replication in partitioned networks , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Andrew B. Kahng,et al.  Recent directions in netlist partitioning , 1995 .

[6]  Byung Ro Moon,et al.  GRCA: a hybrid genetic algorithm for circuit ratio-cut partitioning , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Laura A. Sanchis,et al.  Multiple-Way Network Partitioning with Different Cost Functions , 1993, IEEE Trans. Computers.

[8]  D. R. Fulkerson,et al.  Flows in Networks. , 1964 .

[9]  C. Reeves Modern heuristic techniques for combinatorial problems , 1993 .

[10]  Martin D. F. Wong,et al.  Efficient network flow based min-cut balanced partitioning , 1994, ICCAD '94.

[11]  Julio Ortega Lopera,et al.  Annealing-based heuristics and genetic algorithms for circuit partitioning in parallel test generation , 1998, Future Gener. Comput. Syst..

[12]  Martin D. F. Wong,et al.  Network-flow-based multiway partitioning with area and pin constraints , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Majid Sarrafzadeh,et al.  Evaluation and optimization of replication algorithms for logic bipartitioning , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Martin D. F. Wong,et al.  A fast hypergraph min-cut algorithm for circuit partitioning , 2000, Integr..

[15]  D. F. Wong,et al.  Efficient network flow based min-cut balanced partitioning , 1994, ICCAD 1994.

[16]  Abbas El Gamal,et al.  Optimal replication for min-cut partitioning , 1992, ICCAD.

[17]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[18]  Kathryn A. Dowsland,et al.  Using Simulated Annealing for Efficient Allocation of Students to Practical Classes , 1993 .

[19]  Cecilia R. Aragon,et al.  Optimization by Simulated Annealing: An Experimental Evaluation; Part II, Graph Coloring and Number Partitioning , 1991, Oper. Res..

[20]  A. Richard Newton,et al.  A cell-replicating approach to minicut-based circuit partitioning , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[21]  Martin D. F. Wong,et al.  Optimal min-area min-cut replication in partitioned circuits , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  Charles M. Fiduccia,et al.  A linear-time heuristic for improving network partitions , 1988, 25 years of DAC.

[23]  Hyunchul Shin,et al.  A simple yet effective technique for partitioning , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[24]  Martin D. F. Wong,et al.  Circuit clustering for delay minimization under area and pin constraints , 1995, EDTC '95.

[25]  Cecilia R. Aragon,et al.  Optimization by Simulated Annealing: An Experimental Evaluation; Part I, Graph Partitioning , 1989, Oper. Res..

[26]  Laura A. Sanchis,et al.  Multiple-Way Network Partitioning , 1989, IEEE Trans. Computers.

[27]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .

[28]  Brian Kernighan,et al.  An efficient heuristic for partitioning graphs , 1970 .

[29]  Kenneth J. Supowit,et al.  Simulated Annealing Without Rejected Moves , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[30]  Rajmohan Rajaraman,et al.  Optimal Clustering for Delay Minimization , 1993, 30th ACM/IEEE Design Automation Conference.

[31]  Byung Ro Moon,et al.  Genetic Algorithm and Graph Partitioning , 1996, IEEE Trans. Computers.

[32]  Andrew B. Kahng,et al.  Recent directions in netlist partitioning: a survey , 1995, Integr..