Optimal wiring topology for electromigration avoidance considering multiple layers and obstacles

Due to excessive current densities, electromigration may trigger a permanent open- or short-circuit failure in signal wires or power networks in analog or mixed-signal circuits. As the feature size keeps shrinking, this effect becomes a key reliability concern. Hence, in this paper, we focus on wiring topology generation for avoiding electromigration at the routing stage. Prior works tended towards heuristics; on the contrary, we first claim this problem belongs to class P instead of class NP-hard. Our breakthrough is, via the proof of the greedy-choice property, we successfully model this problem on a multi-source multi-sink flow network and then solve it by a strongly polynomial time algorithm. Experimental results prove the effectiveness and efficiency of our algorithm.

[1]  J. Black,et al.  Electromigration—A brief survey and some recent results , 1969 .

[2]  Clifford Stein,et al.  Introduction to Algorithms, 2nd edition. , 2001 .

[3]  R. K. Shyamasundar,et al.  Introduction to algorithms , 1996 .

[4]  Mark de Berg,et al.  Computational geometry: algorithms and applications , 1997 .

[5]  Elyse Rosenbaum,et al.  Berkeley reliability tools-BERT , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Lars Hedrich,et al.  A current driven routing and verification methodology for analog applications , 2000, Proceedings 37th Design Automation Conference.

[7]  Yao-Wen Chang,et al.  Obstacle-Avoiding Rectilinear Steiner Tree Construction Based on Spanning Graphs , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[9]  Zhi-Wei Chen,et al.  Electromigration-aware rectilinear Steiner tree construction for analog circuits , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[10]  Andrew V. Goldberg,et al.  Finding minimum-cost circulations by canceling negative cycles , 1989, JACM.

[11]  Erich Barke,et al.  Single step current driven routing of multiterminal signal nets for analog applications , 2000, DATE '00.

[12]  Jens Lienig,et al.  introduction to electromigration-aware physical design , 2006, ISPD '06.

[13]  Jens Lienig,et al.  Current-driven wire planning for electromigration avoidance in analog circuits , 2003, ASP-DAC '03.

[14]  David S. Johnson,et al.  The Rectilinear Steiner Tree Problem is NP Complete , 1977, SIAM Journal of Applied Mathematics.