A 10-Gb/s Receiver With Track-and-Hold-Type Linear Phase Detector and Charge-Redistribution First-Order $\Delta\Sigma$ Modulator in 90-nm CMOS

A 10 Gb/s receiver with a digital CDR uses a track-and-hold-type linear phase detector (LPD) and charge-redistribution first-order ΔΣ modulator. It has low quantization error and high loop bandwidth due to the use of the LPD and maintains the advantages of a digital CDR such as low power consumption, small area, fast locking time, and low-jitter recovery clock because no internal VCO is needed. The CDR tracking bandwidth is 20 MHz and high-frequency jitter tolerance is 0.42 UIpp at 10-12 BER. Power consumption of LPD is 2.6 mW while the entire receiver consumes 65 mW.

[1]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[2]  Keiichi Yamamoto,et al.  An 8Gb/s Transceiver with 3×-Oversampling 2-Threshold Eye-Tracking CDR Circuit for -36.8dB-loss Backplane , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[3]  David A. Johns,et al.  A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18µm CMOS using capacitive charge-pumps , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[4]  Jared Zerbe,et al.  A 7.5Gb/s 10-Tap DFE Receiver with First Tap Partial Response, Spectrally Gated Adaptation, and 2nd-Order Data-Filtered CDR , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[6]  Hyun-Kyu Yu,et al.  A 10Gb/s CMOS CDR and DEMUX IC with a Quarter-Rate Linear Phase Detector , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[7]  Eric A. M. Klumperink,et al.  A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[8]  T.Y. Yum,et al.  A 50-mW/ch 2.5-gb/s/ch data recovery circuit for the SFI-5 interface with digital eye-tracking , 2004, IEEE Microwave and Wireless Components Letters.

[9]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[10]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.

[11]  Hyun-Kyu Yu,et al.  A 10-Gb/s CMOS CDR and DEMUX IC With a Quarter-Rate Linear Phase Detector , 2006, IEEE Journal of Solid-State Circuits.