On the analog and radio frequency performance of Junctionless Single Metal Gate cylindrical surround gate metal-oxide–semiconductor field-effect transistors

In this paper a comprehensive study of Junctionless Single Metal cylindrical surround gate (JLSM CSG) metal-oxide–semiconductor field-effect transistor (MOSFET) characteristics have been presented and compared with a conventional CSG MOSFET of identical dimensions. The variations of different analog and radio frequency performance parameters have been studied by varying the gate length, channel diameter, and metal gate workfunction using three-dimensional numerical simulations in terms of transconductance, transconductance generation factor, early voltage, unity gain cutoff frequency, maximum frequency of oscillation, etc. The JLSM CSG MOSFETs are found to exhibit superior characteristics compared to the conventional CSG MOSFETs.

[1]  Geert Hellings,et al.  Electrical TCAD Simulations of a Germanium pMOSFET Technology , 2010, IEEE Transactions on Electron Devices.

[2]  Chi-Woo Lee,et al.  Nanowire transistors without junctions. , 2010, Nature nanotechnology.

[3]  Y. Tsividis.  Operation and modeling of the MOS transistor , 1987 .

[4]  Jianmin Miao,et al.  Gate-All-Around Junctionless Nanowire MOSFET With Improved Low-Frequency Noise Behavior , 2011, IEEE Electron Device Letters.

[5]  M. Armstrong,et al.  Comparison of Junctionless and Conventional Trigate Transistors With $L_{g}$ Down to 26 nm , 2011, IEEE Electron Device Letters.

[6]  T. Signamarcheix,et al.  Fabrication and characterisation of 200 mm germanium-on-insulator (GeOI) substrates made from bulk germanium , 2006 .

[7]  A. Kranti,et al.  Device Design and Estimated Performance for p-Type Junctionless Transistors on Bulk Germanium Substrates , 2012, IEEE Transactions on Electron Devices.

[8]  O. Faynot,et al.  GeOI pMOSFETs Scaled Down to 30-nm Gate Length With Record Off-State Current , 2010, IEEE Electron Device Letters.

[9]  Te-Kuang Chiang,et al.  A Quasi-Two-Dimensional Threshold Voltage Model for Short-Channel Junctionless Double-Gate MOSFETs , 2012, IEEE Transactions on Electron Devices.

[10]  Shengqi Yang,et al.  A Junctionless Nanowire Transistor With a Dual-Material Gate , 2012, IEEE Transactions on Electron Devices.

[11]  S. Ganguly,et al.  Bulk Planar Junctionless Transistor (BPJLT): An Attractive Device Alternative for Scaling , 2011, IEEE Electron Device Letters.

[12]  Horng-Chih Lin,et al.  Gate-All-Around Junctionless Transistors With Heavily Doped Polysilicon Nanowire Channels , 2011, IEEE Electron Device Letters.

[13]  Chi-Woo Lee,et al.  Junctionless multigate field-effect transistor , 2009 .

[14]  Helmut Dr Ing Haerer,et al.  Device for controlling the current draw of an electric battery , 1977 .

[15]  Chi-Woo Lee,et al.  Reduced electric field in junctionless transistors , 2010 .