End-to-end schedulability tests for multiprocessor embedded systems based on networks-on-chip with priority-preemptive arbitration
暂无分享,去创建一个
[1] Alan Burns,et al. Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching , 2008, Second ACM/IEEE International Symposium on Networks-on-Chip (nocs 2008).
[2] Kang G. Shin,et al. Combined Task and Message Scheduling in Distributed Real-Time Systems , 1999, IEEE Trans. Parallel Distributed Syst..
[3] Alan Burns,et al. Schedulability Analysis for Real Time On-Chip Communication with Wormhole Switching , 2010, Int. J. Embed. Real Time Commun. Syst..
[4] Seongsoo Hong,et al. An engineering approach to decomposing end-to-end delays on a distributed real-time system , 1996, Proceedings of the 4th International Workshop on Parallel and Distributed Real-Time Systems.
[5] Jean-Yves Le Boudec,et al. Network Calculus: A Theory of Deterministic Queuing Systems for the Internet , 2001 .
[6] Ran Ginosar,et al. QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..
[7] Luca Benini,et al. A novel approach for network on chip emulation , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[8] Fernando Gehm Moraes,et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip , 2004, Integr..
[9] E.A. Lee,et al. Synchronous data flow , 1987, Proceedings of the IEEE.
[10] Leandro Soares Indrusiak,et al. Using genetic algorithms to map hard real-time on NoC-based systems , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).
[11] Vincenzo Catania,et al. A Multi-objective Genetic Approach to Mapping Problem on Network-on-Chip , 2006, J. Univers. Comput. Sci..
[12] Dake Liu,et al. SoCBUS: switched network on chip for hard real time embedded systems , 2003, Proceedings International Parallel and Distributed Processing Symposium.
[13] Santanu Chattopadhyay,et al. A survey on application mapping strategies for Network-on-Chip design , 2013, J. Syst. Archit..
[14] Sander Stuijk,et al. Dataflow Analysis for Real-Time Embedded Multiprocessor System Design , 2005 .
[15] Alan Burns,et al. A survey of hard real-time scheduling for multiprocessor systems , 2011, CSUR.
[16] Axel Jantsch,et al. Mathematical formalisms for performance evaluation of networks-on-chip , 2013, CSUR.
[17] Alan Burns,et al. Applying new scheduling theory to static priority pre-emptive scheduling , 1993, Softw. Eng. J..
[18] Wenhua Dou,et al. Analysis of communication delay bounds for network on chips , 2009, 2009 Asia and South Pacific Design Automation Conference.
[19] T. Bjerregaard,et al. Virtual channel designs for guaranteeing bandwidth in asynchronous network-on-chip , 2004, Proceedings Norchip Conference, 2004..
[20] Fernando Gehm Moraes,et al. Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC , 2005, 2005 18th Symposium on Integrated Circuits and Systems Design.
[21] Alan Burns,et al. Schedulability analysis of fixed priority real-time systems with offsets , 1997, Proceedings Ninth Euromicro Workshop on Real Time Systems.
[22] Leandro Soares Indrusiak,et al. A MARTE subset to enable application-platform co-simulation and schedulability analysis of NoC-based embedded systems , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).
[23] Alan Burns,et al. Schedulability analysis and task mapping for real-time on-chip communication , 2010, Real-Time Systems.
[24] Leandro Soares Indrusiak,et al. Fast and accurate transaction-level model of a wormhole network-on-chip with priority preemptive virtual channel arbitration , 2011, 2011 Design, Automation & Test in Europe.