JHDL Implementation of a BIST Scheme for Testing the Look-Up Tables of SRAM Based FPGAs

Built in self test for FPGAs has become an important area of research over the years. The current research focuses on the use of JHDL as an implementation tool for BIST. The research spans the design, simulation and JHDL implementation of a BIST scheme for testing the Look-Up Tables of a Xilinx SRAM based Spartan II FPGA. To the best of our knowledge, this is the first attempt by any researcher in using JHDL for implementing BIST on FPGAs.

[1]  M.Y. Niamat,et al.  Testing FPGAs using JBits RTP cores , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[2]  Shyue-Kung Lu,et al.  Fault detection and fault diagnosis techniques for lookup table FPGAs , 2002, Proceedings of the 11th Asian Test Symposium, 2002. (ATS '02)..

[3]  Mohammed Niamat,et al.  Logic BIST architecture for FPGAs , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[4]  Charles E. Stroud,et al.  BIST-based test and diagnosis of FPGA logic blocks , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[5]  Charles E. Stroud,et al.  Online BIST and BIST-based diagnosis of FPGA logic blocks , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Brad L. Hutchings,et al.  JHDL-an HDL for reconfigurable systems , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[7]  Mansoor Alam,et al.  A BIST approach for testing FPGAs using JBITS , 2005, 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05).

[8]  Patrick Girard,et al.  BIST of delay faults in the logic architecture of symmetrical FPGAs , 2004, Proceedings. 10th IEEE International On-Line Testing Symposium.

[9]  Premachandran R. Menon,et al.  BIST-based delay path testing in FPGA architectures , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[10]  Charles E. Stroud,et al.  BIST-Based Delay-Fault Testing in FPGAs , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[11]  Shahin Toutounchi,et al.  FPGA test and coverage , 2002, Proceedings. International Test Conference.

[12]  Zainalabedin Navabi,et al.  A BIST architecture for FPGA look up table testing reduces reconfigurations , 2003, 2003 Test Symposium.

[13]  Charles E. Stroud,et al.  Bist for minx 4000 and spartan series fpgas: a case study , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[14]  Shyue-Kung Lu,et al.  Testing and diagnosis techniques for LUT-based FPGA's , 2004, 13th Asian Test Symposium.