Functional test generation for delay faults in combinational circuits

Abstract: We propose a functional fault model for delay faults in combinational circuits and describe a functional test generation procedure based on this model. The proposed method is most suitable when a gate-level description of the circuit-under-test, necessary for employing existing gate-level delay fault test generators, is not available. It is also suitable for generating tests in early design stages of a circuit, before a gate-level implementation is selected. It can also potentially be employed to supplement conventional test generators for gate-level circuits to reduce the cost of branch and bound strategies. A parameter called /spl Delta/ is used to control the number of functional faults targeted and thus the number of tests generated. If /spl Delta/ is unlimited, the functional test set detects every robustly testable path delay fault in any gate-level implementation of the given function. An appropriate subset of tests can be selected once the implementation is known. The test sets generated for various values of /spl Delta/ are fault simulated on gate-level realizations to demonstrate their effectiveness.

[1]  Irith Pomeranz,et al.  On testing delay faults in macro-based combinational circuits , 1994, ICCAD.

[2]  Irith Pomeranz,et al.  On Testing Delay Faults In Macro-based Combinational Circuits , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[3]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[4]  Slawomir Pilarski,et al.  Non-Robust versus Robust , 1995 .

[5]  Premachandran R. Menon,et al.  Synthesis of Delay-Verifiable Combinational Circuits , 1995, IEEE Trans. Computers.

[6]  Irith Pomeranz,et al.  Functional test generation for delay faults in combinational circuits , 1995, International Conference on Computer Aided Design.

[7]  Robert K. Brayton,et al.  MIS: A Multiple-Level Logic Optimization System , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Irith Pomeranz,et al.  Functional test generation for delay faults in combinational circuits , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[9]  Sungho Kang,et al.  Fastpath: a path-delay test generator for standard scan designs , 1994, Proceedings., International Test Conference.

[10]  Kozo Kinoshita,et al.  Removal of redundancy in logic circuits under classification of undetectable faults , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[11]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.