A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation

This paper presents a time-to-digital converter (TDC) architecture capable of reaching high-precision and high-linearity with moderate area occupation per measurement channel. The architecture is based on a coarse counter and a couple of two-stage interpolators that exploit the cyclic sliding scale technique in order to improve the conversion linearity. The interpolators are based on a new coarse-fine synchronization circuit and a new single-stage Vernier delay loop fine interpolation. In a standard cost-effective 0.35 μm CMOS technology the TDC reaches a dynamic range of 160 ns, 17.2 ps precision and differential non-linearity better than 0.9% LSB rms. The TDC building block was designed in order to be easily assembled in a multi-channel monolithic TDC chip. Coupled with a SPAD photodetector it is aimed for TCSPC applications (like FLIM, FCS, FRET) and direct ToF 3-D ranging.

[1]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[2]  Timo Rahkonen,et al.  A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method , 2009, IEEE Journal of Solid-State Circuits.

[3]  Salvatore Levantino,et al.  Time-to-Digital Converter for Frequency Synthesis Based on a Digital Bang-Bang DLL , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Foster F. Dai,et al.  A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 $\mu{\hbox {m}}$ CMOS Technology , 2010, IEEE Journal of Solid-State Circuits.

[5]  D. Porat,et al.  Review of Sub-Nanosecond Time-Interval Measurements , 1973 .

[6]  A. Marchioro,et al.  An integrated 16-channel CMOS time to digital converter , 1994 .

[7]  K. Karadamoglou,et al.  An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.

[8]  R. Weigel,et al.  Multi-stage Pulse Shrinking Time-to-Digital Converter for Time Interval Measurements , 2007, 2007 European Conference on Wireless Technologies.

[9]  Edoardo Charbon,et al.  A 128x128 Single-Photon Imager with on-Chip Column-Level 97ps 10bit Time-to-Digital-Converter Array , 2008, ISSCC 2008.

[10]  Hen-Wai Tsao,et al.  A high-precision time-to-digital converter using a two-level conversion scheme , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[11]  Alberto Tosi,et al.  Smart-pixel for 3D ranging imagers based on single-photon avalanche diode and time-to-digital converter , 2011, Defense + Commercial Sensing.

[12]  M.Z. Straayer,et al.  A Multi-Path Gated Ring Oscillator TDC With First-Order Noise Shaping , 2009, IEEE Journal of Solid-State Circuits.

[13]  Y. Arai,et al.  A time digitizer CMOS gate-array with a 250 ps time resolution , 1996, IEEE J. Solid State Circuits.

[14]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[15]  C. Cottini,et al.  A NEW METHOD FOR ANALOG TO DIGITAL CONVERSION , 1963 .

[16]  T. Rahkonen,et al.  A high resolution time-to-digital converter based on time-to-voltage interpolation , 1997, Proceedings of the 23rd European Solid-State Circuits Conference.

[17]  Fa Foster Dai,et al.  A 12-bit vernier ring time-to-digital converter in 0.13μm CMOS technology , 2009, 2009 Symposium on VLSI Circuits.

[18]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[19]  Edoardo Charbon,et al.  7 A 160 × 128 Single-Photon Image Sensor with On-Pixel 55 ps 10 b Time-to-Digital Converter , 2011 .

[20]  Edoardo Charbon,et al.  A 32×32 50ps resolution 10 bit time to digital converter array in 130nm CMOS for time correlated imaging , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[21]  Emilio Gatti,et al.  Analysis and characterization of cyclic-scale compensated analog-to-digital converters , 1979 .

[22]  Gordon Russell,et al.  Built-in time measurement circuits - a comparative design study , 2007, IET Comput. Digit. Tech..

[23]  J. M. Rochelle,et al.  A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications , 2004, IEEE Journal of Solid-State Circuits.

[24]  Antonio Liscidini,et al.  Two-Dimensions Vernier Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.

[25]  Gordon Russell,et al.  Embedded high-resolution delay measurement system using time amplification , 2007, IET Comput. Digit. Tech..

[26]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[27]  A. Tosi,et al.  Two-Dimensional SPAD Imaging Camera for Photon Counting , 2010, IEEE Photonics Journal.

[28]  R. Nutt.  Digital Time Intervalometer , 1968 .

[29]  Robert K. Henderson,et al.  A 128×96 pixel event-driven phase-domain ΔΣ-based fully digital 3D camera in 0.13μm CMOS imaging technology , 2011, 2011 IEEE International Solid-State Circuits Conference.

[30]  M. Gersbach,et al.  A parallel 32×32 time-to-digital converter array fabricated in a 130 nm imaging CMOS technology , 2009, 2009 Proceedings of ESSCIRC.

[31]  J. Kostamovaara,et al.  An integrated time-to-digital converter with 30-ps single-shot precision , 2000, IEEE Journal of Solid-State Circuits.

[32]  Wei Yan,et al.  A constant-gain time-amplifier with digital self-calibration , 2009, 2009 IEEE 8th International Conference on ASIC.

[33]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[34]  Poras T. Balsara,et al.  1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[35]  A. Lacaita,et al.  Avalanche photodiodes and quenching circuits for single-photon detection. , 1996, Applied optics.

[36]  J.W. Haslett,et al.  A Fine Resolution TDC Architecture for Next Generation PET Imaging , 2007, IEEE Transactions on Nuclear Science.

[37]  M. Ghioni,et al.  Note: Fully integrated time-to-amplitude converter in Si-Ge technology. , 2010, The Review of scientific instruments.

[38]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[39]  Józef Kalisz,et al.  Review of methods for time interval measurements with picosecond resolution , 2004 .

[40]  T. K. Ohska,et al.  1.2 GHz GaAs shift register IC for dead-time-less TDC application , 1989 .

[41]  Juha Kostamovaara,et al.  Synchronization in a Multilevel CMOS Time-to-Digital Converter , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[42]  D. O'connor,et al.  Time-Correlated Single Photon Counting , 1984 .