A 16-bit CORDIC rotator for high-speed wireless LAN

We propose a novel 16-bit low power CORDIC rotator that is used for high-speed wireless LAN. The algorithm converges to the final target angle by adaptively selecting appropriate iteration steps while keeping the scale factor virtually constant. The VLSI architecture of the proposed design eliminates the entire arithmetic hardware in the angle approximation datapath and reduces the number of iterations by 50% on an average. The cell area of the processor is 0.7 mm and it dissipates 7 mW power at 20 MHz frequency.

[1]  Jeong-A Lee,et al.  Constant-Factor Redundant CORDIC for Angle Calculation and Rotation , 1992, IEEE Trans. Computers.

[2]  Koushik Maharatna,et al.  A dual-mode synchronous/asynchronous CORDIC processor , 2002, Proceedings Eighth International Symposium on Asynchronous Circuits and Systems.

[3]  Jean-Michel Muller,et al.  The CORDIC Algorithm: New Results for Fast VLSI Implementation , 1993, IEEE Trans. Computers.

[4]  Koushik Maharatna,et al.  Optimized low-power synchronizer design for the IEEE 802.11a standard , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[5]  Heinrich Meyr,et al.  The Differential CORDIC Algorithm: Constant Scale Factor Redundant Implementation without Correcting Iterations , 1996, IEEE Trans. Computers.

[6]  Shuzo Yajima,et al.  Redundant CORDIC Methods with a Constant Scale Factor for Sine and Cosine Computation , 1991, IEEE Trans. Computers.

[7]  Javier D. Bruguera,et al.  Unified Mixed Radix 2-4 Redundant CORDIC Processor , 1996, IEEE Trans. Computers.

[8]  A. Y. Kwentus,et al.  A 100-MHz, 16-b, direct digital frequency synthesizer with a 100-dBc spurious-free dynamic range , 1999, IEEE J. Solid State Circuits.

[9]  Swapna Banerjee,et al.  A VLSI array architecture for realization of DFT, DHT, DCT and DST , 2001, Signal Process..