HIGH PERFORMANCE ADDER CELL FOR LOW POWER PIPELINED MULTIPLIER

A high performance adder structure has been designed with a 0.5 microns N-well CMOS technology. The proposed circuit can operate well at 500 h4Hz with 5V supply and 330 MHz with 3V supply. It has better circuit performances in terms of power consumption, speed and area efficiency comparing with Complementary Pass Transistor logic and Differential Cascode Voltage Switch logic. The initial latency of a n-bit pipelined multiplication can be reduced to n from 2n with a two bits adder cell using the proposed circuit. It is suitable for low power low voltage pipelined multiplier implementation.

[1]  D. Schmitt-Landsiedel,et al.  A Pipelined 330 MHz Multiplier , 1985, ESSCIRC '85: 11th European Solid-State Circuits Conference.

[2]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  John G. McWhirter,et al.  Completely iterative, pipelined multiplier array suitable for VLSI , 1982 .

[4]  Angus Wu.  High performance pipelined multiplier with fast carry-save adder , 1990 .

[5]  H. T. Kung.  Why systolic architectures? , 1982, Computer.

[6]  J. Deverell.  Pipeline Iterative Arithmetic Arrays , 1975, IEEE Transactions on Computers.

[7]  J.M.F. van Dijk,et al.  Differential split-level CMOS logic for sub-nanoseconds speeds , 1985 .

[8]  Bernd Hoefflinger,et al.  High Speed CMOS Adder and Multiplier Modules for Digital Signal Processing in a Semicustom Environment , 1988, ESSCIRC '88: Fourteenth European Solid-State Circuits Conference.

[9]  B. Hoefflinger,et al.  The CMOS gate forest: an efficient and flexible high-performance ASIC design environment , 1988, IEEE J. Solid State Circuits.

[10]  Sudhir Ahuja,et al.  Effective Pipelining of Digital Systems , 1978, IEEE Transactions on Computers.

[11]  S.L. Freeny,et al.  Special-purpose hardware for digital filtering , 1975, Proceedings of the IEEE.