A 1.2V 250mW 14b 100MS/s digitally calibrated pipeline ADC in 90nm CMOS
暂无分享,去创建一个
B. Buter | H. van der Ploeg | M. Vertregt | G. Geelen | E. Paulus | H. Van de Vel | Edward J. F. Paulus | B. Buter | M. Vertregt | G. Geelen | H. Ploeg | H. V. D. Vel
[1] Jonathan W. Valvano,et al. A 14b 100MS/s Pipelined ADC with a Merged Active S/H and First MDAC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[2] Ravinder David Koilpillai,et al. Software radio issues in cellular base stations , 1999, IEEE J. Sel. Areas Commun..
[3] M. Vertregt,et al. A 2.5-V 12-b 54-Msample/s 0.25-μm CMOS ADC in 1-mm2 with mixed-signal chopping and calibration , 2001, IEEE J. Solid State Circuits.
[4] Wenhua Yang,et al. A 3-V 340-mW 14-b 75-Msample/s CMOS ADC with 85-dB SFDR at Nyquist input , 2001, IEEE J. Solid State Circuits.
[5] L. Singer,et al. A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).
[6] B. Murmann,et al. A 12 b 75 MS/s pipelined ADC using open-loop residue amplification , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[7] M. F. Tompsett,et al. A 10-b 15-MHz CMOS recycling two-step A/D converter , 1990 .
[8] Boris Murmann. Digitally Assisted Analog Circuits , 2006, IEEE Micro.
[9] S. H. Lewis,et al. A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .
[10] Bram Nauta,et al. Calibration Techniques in Nyquist A/D Converters , 2006 .
[11] B. Nauta,et al. Analog circuits in ultra-deep-submicron CMOS , 2005, IEEE Journal of Solid-State Circuits.
[12] Seung-Chul Lee,et al. A 10b 205MS/s 1mm2 90nm CMOS Pipeline ADC for Flat-Panel Display Applications , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[13] P. R. Gray,et al. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.
[14] G. Geelen,et al. A 90nm CMOS 1.2V 10b power and speed programmable pipelined ADC with 0.5pJ/conversion-step , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.
[15] K. Bult,et al. Analog design in deep sub-micron CMOS , 2000, Proceedings of the 26th European Solid-State Circuits Conference.
[16] D.K. Su,et al. A 150-MS/s 8-b 71-mW CMOS time-interleaved ADC , 2005, IEEE Journal of Solid-State Circuits.
[17] F. Kuttner,et al. A 14b 100MS/s digitally self-calibrated pipelined ADC in 0.13/spl mu/m CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.