DC Large-Scale Simulation of Nonlinear Circuits on Parallel Processors

Newton-Raphson DC analysis of large-scale nonlin- ear circuits may be an extremely time consuming process even if sparse matrix techniques and bypassing of nonlinear models calculation are used. A slight decrease in the time required for this task may be enabled on multi-core, multithread computers if the calculation of the mathematical models for the nonlinear elements as well as the stamp management of the sparse matrix entries is managed through concurrent processes. In this paper it is shown how the numerical complexity of this problem (and thus its solution time) can be further reduced via the circuit decomposition and parallel solution of blocks taking as a departure point the Bordered-Block Diagonal (BBD) matrix structure. This BBD-parallel approach may give a considerable profit though it is strongly dependent on the system topology. This paper presents a theoretical foundation of the algorithm, its implementation, and numerical complexity analysis in virtue of practical measurements of matrix operations.

[1]  C. van Reeukwijk.  Tm: a Code Generator for Recursive Data Structures , 1992, Softw. Pract. Exp..

[2]  Jan Ogrodzki,et al.  Circuit Simulation Methods and Algorithms , 1994 .

[3]  James M. Ortega,et al.  Iterative solution of nonlinear equations in several variables , 2014, Computer science and applied mathematics.

[4]  F Felix.  Solution of Large-Scale Networks by Tearing , 1976 .

[5]  Michael Günther,et al.  Modelling and discretization of circuit problems , 2005 .

[6]  John Levine,et al.  flex & bison , 2009 .

[7]  M. Vlach.  LU decomposition and forward-backward substitution of recursive bordered block diagonal matrices , 1985 .

[8]  Timothy A. Davis,et al.  Direct methods for sparse linear systems , 2006, Fundamentals of algorithms.

[9]  Eric R. Keiter,et al.  Parallel Transistor-Level Circuit Simulation , 2011 .

[10]  Jan Ogrodzki,et al.  A study of the parallel algorithm for large-scale DC simulation of nonlinear systems , 2012, Other Conferences.

[11]  Timothy A. Davis,et al.  Algorithm 907 , 2010 .

[12]  Eric R. Keiter,et al.  Enabling Next-Generation Parallel Circuit Simulation with Trilinos , 2011, Euro-Par Workshops.

[13]  Yangdong Deng,et al.  Towards accelerating irregular EDA applications with GPUs , 2012, Integr..

[14]  Albert E. Ruehli,et al.  An algorithm for dc solutions in an experimental general purpose interactive circuit design program , 1977 .

[15]  He Huang,et al.  International Conference on Computational Science , ICCS 2012 An MPI-CUDA Implementation and Optimization for Parallel Sparse Equations and Least Squares ( LSQR ) 1 , 2013 .

[16]  S.H.M.J. Houben,et al.  Time domain analog circuit simulation , 2006 .

[17]  A. Sangiovanni-Vincentelli,et al.  A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domain , 1979 .

[18]  Eric R. Keiter,et al.  Advances in Parallel Transistor-Level Circuit Simulation , 2012 .

[19]  Yu Wang,et al.  An adaptive LU factorization algorithm for parallel circuit simulation , 2012, 17th Asia and South Pacific Design Automation Conference.

[20]  D. A. Zein.  Solution of a set of nonlinear algebraic equations for general-purpose CAD programs , 1985, IEEE Circuits and Devices Magazine.

[21]  Qinghua Zheng,et al.  A new approach for parallel simulation of VLSI circuits on a transistor level , 1998 .

[22]  Enrique S. Quintana-Ortí,et al.  Exploiting thread-level parallelism in the iterative solution of sparse linear systems , 2011, Parallel Comput..

[23]  Sani R. Nassif,et al.  Hierarchical Multialgorithm Parallel Circuit Simulation , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Jan Ogrodzki,et al.  DC simulator of large-scale nonlinear systems for parallel processors , 2012, Other Conferences.

[25]  Ibrahim N. Hajj,et al.  Parallel circuit simulation on supercomputers , 1989 .

[26]  Kuan-Ching Li,et al.  On parallelization of circuit simulation SPICE3 using multithreaded programming techniques , 2012 .