A 0.5 V, 1.2 mW, 160 fJ, 600 MS/s 5 bit Flash ADC

An ultra-low voltage operation of 0.5 V, 5-bit Flash ADC has been developed and achieved an ENOB of 4.2-bit at a conversion rate of 600 MS/s. It consumes only 1.2 mW and attained an ultra-low FoM of 160 fJ/conv. steps at an ERBW of 200 MHz. A forward body bias technique and gate-interpolated double-tail latched comparator with variable delay method to compensate the mismatch voltage are introduced.

[1]  Akira Matsuzawa,et al.  A 6bit, 7mW, 250fJ, 700MS/s subranging ADC , 2009, 2009 IEEE Asian Solid-State Circuits Conference.

[2]  G. Van der Plas,et al.  A 7.6 mW 1.75 GS/s 5 bit flash A/D converter in 90 nm digital CMOS , 2008, 2008 IEEE Symposium on VLSI Circuits.

[3]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[4]  Daehwa Paik,et al.  A low-noise self-calibrating dynamic comparator for high-speed ADCs , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[5]  Lawrence T. Pileggi,et al.  A 0.6-to-1V inverter-based 5-bit flash ADC in 90nm digital CMOS , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[6]  Akira Matsuzawa.  High speed and low power ADC design with dynamic analog circuits , 2009, 2009 IEEE 8th International Conference on ASIC.

[7]  Tadahiro Kuroda,et al.  Overview of low-power ULSI circuit techniques , 1999 .

[8]  Jan Craninckx,et al.  A 2.2mW 5b 1.75GS/s Folding Flash ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[9]  B.P. Ginsburg,et al.  500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.

[10]  Andrea Baschirotto,et al.  An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.