Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance

Fully CMOS compatible silicon-nanowire (SiNW) gate-all-around (GAA) n- and p-MOS transistors are fabricated with nanowire channel in different crystal orientations and characterized at various temperatures down to 5K. SiNW width is controlled in 1 nm steps and varied from 3 to 6 nm. Devices show high drive current (2.4 mA/mum for n-FET, 1.3 mA/mum for p-FET), excellent gate control, and reduced sensitivity to temperature. Strong evidences of carrier confinement are noticed in term of Id-Vg oscillations and shift in threshold voltage with SiNW diameter. Orientation impact has been investigated as well

[1]  Yanlei Yu,et al.  Photoinduced bending and unbending behavior of liquid-crystalline gels and elastomers , 2004 .

[2]  Shashank Sharma,et al.  Surface Charge Density of Unpassivated and Passivated Metal-Catalyzed Silicon Nanowires , 2006 .

[3]  Massimo Rudan,et al.  Investigating the performance limits of silicon-nanowire and carbon-nanotube FETs , 2005 .

[4]  G. Knoblinger,et al.  Low-temperature electron mobility in Trigate SOI MOSFETs , 2006, IEEE Electron Device Letters.

[5]  Jean-Pierre Colinge,et al.  Multiple-gate SOI MOSFETs: device design guidelines , 2002 .

[6]  Jeffrey Bokor,et al.  Fabrication of planar silicon nanowires on silicon-on-insulator using stress limited oxidation , 1997 .

[7]  J.Y.-C. Sun,et al.  On the accuracy of channel length characterization of LDD MOSFET's , 1986, IEEE Transactions on Electron Devices.

[8]  J.A. Kenrow.  Characterization and analysis of OFET devices based on TCAD simulations , 2005, IEEE Transactions on Electron Devices.

[9]  Joshua E. Goldberger,et al.  SEMICONDUCTOR NANOWIRES AND NANOTUBES , 2004 .

[10]  Yu Huang,et al.  Integrated nanoscale electronics and optoelectronics: Exploring nanoscale science and technology through semiconductor nanowires , 2005 .

[11]  S.C. Rustagi,et al.  High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices , 2006, IEEE Electron Device Letters.

[12]  J. Plummer,et al.  Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's , 1997, IEEE Electron Device Letters.