A secure scan chain test scheme exploiting retention loss of memristors

Insertion of scan chains, as the most common DFT technique, provides a powerful way for the structural testing of integrated circuits (IC). However, it can be easily misused by unauthorized parties to acquire critical design information. Scan-based attacks are one kind of side channel attacks that reveal the comprehensive information of IC design noninvasively. Reports have shown many successful scan based side channel attacks against the main stream cryptographic systems, such as RSA, AES, etc. On the other hand, current countermeasure schemes are limited to either the incomplete protection of scan information or the massive redesign complexity. In this paper, we proposed a new secure scan chain design technique using a memristor array. By utilizing the natural and highly unpredictable degradation in the memristor cells, the proposed technique can provide the truely random scan confusion with little design overheads.

[1]  Giorgio Di Natale,et al.  Are advanced DfT structures sufficient for preventing scan-attacks? , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[2]  Sergei Skorobogatov,et al.  Semi-invasive attacks: a new approach to hardware security analysis , 2005 .

[3]  Mark Mohammad Tehranipoor,et al.  Securing Designs against Scan-Based Side-Channel Attacks , 2007, IEEE Transactions on Dependable and Secure Computing.

[4]  Guoxian Huang,et al.  A memristor-based compressive sensing architecture , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[5]  Hideo Fujiwara,et al.  Secure and testable scan design using extended de Bruijn graphs , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[6]  Domenic Forte,et al.  Memristor PUF—A Security Primitive: Theory and Experiment , 2015, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[7]  Giorgio Di Natale,et al.  Test Versus Security: Past and Present , 2014, IEEE Transactions on Emerging Topics in Computing.

[8]  Ramesh Karri,et al.  Scan based side channel attack on dedicated hardware implementations of Data Encryption Standard , 2004 .

[9]  Miao Hu,et al.  A Novel True Random Number Generator Design Leveraging Emerging Memristor Technology , 2015, ACM Great Lakes Symposium on VLSI.

[10]  Peng Li,et al.  Dynamical Properties and Design Analysis for Nonvolatile Memristor Memories , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Swarup Bhunia,et al.  Hardware protection and authentication through netlist level obfuscation , 2008, ICCAD 2008.

[12]  Michel Renovell,et al.  Scan Design and Secure Chip , 2004, IOLTS.

[13]  Wei Lu,et al.  Short-term Memory to Long-term Memory Transition in a Nanoscale Memristor , 2022 .

[14]  Yiran Chen,et al.  Security of neuromorphic computing: Thwarting learning attacks using memristor's obsolescence effect , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[15]  Nozomu Togawa,et al.  A Scan-Based Attack Based on Discriminators for AES Cryptosystems , 2009, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..