Adaptive approaches for fault detection and diagnosis of interconnects of random access memories
暂无分享,去创建一个
[1] Melvin A. Breuer,et al. MAXIMAL DIAGNOSIS FOR WIRING NETWORKS , 1991, 1991, Proceedings. International Test Conference.
[2] Prabhakar Goel,et al. Electronic Chip-In-Place Test , 1982, 19th Design Automation Conference.
[3] Najmi T. Jarwala,et al. A unified theory for designing optimal test generation and diagnosis algorithms for board interconnects , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.
[4] Fabrizio Lombardi,et al. A new diagnosis approach for short faults in interconnects , 1995, Twenty-Fifth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[5] Dilip K. Bhavsar. Testing interconnections to static RAMs , 1991, IEEE Design & Test of Computers.
[6] Wu-Tung Cheng,et al. Diagnosis for wiring interconnects , 1990, Proceedings. International Test Conference 1990.
[7] Vinod K. Agarwal,et al. Testing and diagnosis of interconnects using boundary scan architecture , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[8] F. deJong,et al. Memory interconnection test at board level , 1992 .
[9] Prabhakar Goel,et al. Electronic Chip-In-Place Test , 1982, DAC 1982.