A novel test time reduction algorithm for test architecture design for core-based system chips
暂无分享,去创建一个
[1] André Ivanov,et al. Design of an optimal test access architecture using a genetic algorithm , 2001, Proceedings 10th Asian Test Symposium.
[2] E.J. Marinissen,et al. Scan chain design for test time reduction in core-based ICs , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[3] Nilanjan Mukherjee,et al. Resource allocation and test scheduling for concurrent test of core-based SOC design , 2001, Proceedings 10th Asian Test Symposium.
[4] Erik Jan Marinissen,et al. Test Wrapper and Test Access Mechanism Co-Optimization for System-on-Chip , 2002, J. Electron. Test..
[5] Erik Jan Marinissen,et al. A structured and scalable mechanism for test access to embedded reusable cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[6] Krishnendu Chakrabarty. Design of system-on-a-chip test access architectures using integer linear programming , 2000, Proceedings 18th IEEE VLSI Test Symposium.
[7] Erik Jan Marinissen,et al. Cluster-based test architecture design for system-on-chip , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[8] Yervant Zorian,et al. Wrapper design for embedded core test , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[9] Krishnendu Chakrabarty. Design of system-on-a-chip test access architectures under place-and-route and power constraints , 2000, Proceedings 37th Design Automation Conference.
[10] Erik Jan Marinissen,et al. Efficient Wrapper/TAM co-optimization for large SOCs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.
[11] Prab Varma,et al. A structured test re-use methodology for core-based system chips , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).
[12] Yervant Zorian,et al. Challenges in testing core-based system ICs , 1999, IEEE Commun. Mag..
[13] Edward G. Coffman,et al. An Application of Bin-Packing to Multiprocessor Scheduling , 1978, SIAM J. Comput..
[14] Ronald L. Graham,et al. Bounds on Multiprocessing Timing Anomalies , 1969, SIAM Journal of Applied Mathematics.
[15] Erik Jan Marinissen,et al. A set of benchmarks for modular testing of SOCs , 2002, Proceedings. International Test Conference.
[16] Erik Jan Marinissen,et al. On using rectangle packing for SOC wrapper/TAM co-optimization , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[17] Yervant Zorian,et al. Testing Embedded-Core-Based System Chips , 1999, Computer.